

PCB STACK UP


LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : GND
LAYER 8 : BOT

SGN@----->Internal CLK GEN.
GN@ ----->External CLK GEN.
IV@ -----> iGPU
SW@ -----> dGPU
SP@ -----> iGPU & dGPU notice
SPE@ ----->Only for dGPU notice
SIDE@ -----> Side port

ZR8 SYSTEM DIAGRAM





RAMP




PROJECT : ZR8
Quanta Computer Inc.

Size	Document Number	Rev
	Block Diagram	1A
Date:	Wednesday, May 27, 2009	Sheet 1 of 49



S1g4 does not support MEMHOT#








S1G4




Size	Document Number S1G4 HT,CTL I/F 1/3	Rev 1A
Date:	Wednesday, May 27, 2009	Sheet 2 of 49

04





PROCESSOR POWER AND GROUND







A			
B			
C			
D			










A			
B			
C			
D			

A			
B			
C			
D			



11/4



<http://hobi-elektronika.net>

HYPER TRANSPORT CPU I/F

08

HYPERTRANSPORT CPU I/F

09

01

02

03

04

05

06

07

08

09

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420

421

422

423

424

425

426

427

428

429

430

431

432

433

434

435

436

437

438

439

440

441

442

443

444

445

446

447

448

449

450

451

452

453

454

455

456

457

458

459

460

461

462

463

464

465

466

467

468

469

470

471

472

473

474

475

476

477

478

479

480

481

482

483

484

485

486

487

488

489

490

491

492

493

494

495

496

497

498

499

500

501

502

503

504

505

506

507

508

509

510

511

512

513

514

515

516

517

518

519

520

521

522

523

524

525

526

527

528

529

530

531

532

533

534

535

536

537

538

539

540

541

542

543

544

545

546

547

548

549

550

551

552

553

554

555

556

557

558

559

560

561

562

563

564

565

566

567

568

569

570

571

572

573

574

575

576

577

578

579

580

581

582

583

584

585

586

587

588

589

590

591

592

593

594

595

596

597

598

599

600

601

602

603

604

605

606

607

608

609

610

611

612

613

614

615

616

617

618

619

620

621

622

623

624

625

626

627

628

629

630

631

632

633

634

635

636

637

638

639

640

641

642

643

644

645

646

647

648

649

650

651

652

653

654

655

656

657

658

659

660

661

662

663

664

665

666

667

668

669

670

671

672

673

674

675

676

677

678

679

680

681

682

683

684

685

686

687

688

689

690

691

692

693

694

695

696

697

698

699

700

701

702

703

704

705

706

707

708

709

710

711

712

713

714

715

716

717

718

719

720

721

722

723

724

725

726

727

728

729

730

731

732

733

734

735

736

737

738

739

740

741

742

743

744

745

746

747

748

749

750

751

752

753

754

755

756

757

758

759

760

761

762

763

764

765

766

767

768

769

770

771

772

773

774

775

776

777

778

779

780

781

782

783

784

785

786

787

788

789

790

791

792

793

794

795

796

797

798

799

800

801

802

803

804

805

806

807

808

809

810

811

812

813

814

815

816

817

818

819

820

821

822

823

824

825

826

827

828

829

830

831

832

833

834

835

836

837

838

839

840

841

842

843

844

845

846

847

848

849

850

851

852

853

854

855

856

857

858

859

860

861

862

863

864

865

866

867

868

869

870

871

872

873

874

875

876

877

878

879

880

881

882

883

884

885

886

887

888

889

890

891

892

893

894

895

896

897

898

899

900

901

902

903

904

905

906

907

908

909

910

911

912

913

914

915

916

917

918

919

920

921

922

923

924

925

926

927

928

929

930

931

932

933

934

935

936

937

938

939

940

941

942

943

944

945

946

947

948

949

950

951

952

953

954

955

956

957

958

959

960

961

962

963

964

965

966

967

968

969

970

971

972

973

974

975

976

977

978

979

980

981

982

983

984

985

986

987

988

989

990

991

992

993

994

995

996

997

998

999

1000

1001

1002

1003

1004

1005

1006

1007

1008

1009

1010

1011

1012

1013

1014

1015

1016

1017

1018

1019

1020

1021

1022

1023

1024

1025

1026

1027

1028

1029

1030

1031

1032

1033

1034

1035

1036

1037

1038

1039

1040

1041

1042

1043

1044

1045

1046

1047

1048

1049

1050

1051

1052

1053

1054

1055

1056

1057

1058

1059

1060

1061

1062

1063

1064

1065

1066

1067

1068

1069

1070

1071

1072

1073

1074

1075

1076

1077

1078

1079

1080

1081

1082

1083

1084

1085

1086

1087

1088

1089

1090

1091

1092

1093

1094

1095

1096

1097

1098

1099

1100

1101

1102

1103

1104

1105

1106

1107

1108

1109

1110

1111

1112

1113

1114

1115

1116

1117

1118

1119

1120

1121

1122

1123

1124

1125

1126

1127

1128

1129

1130

1131

1132

1133

1134

1135

1136

1137

1138

1139

1140

1141

1142

1143

1144

1145

1146

1147

1148

1149

1150

1151

1152

1153

1154

1155

1156

1157

1158

1159

1160

1161

1162

1163

1164

1165

1166

1167

1168

1169

1170

1171

1172

1173

1174

1175

1176

1177

1178

1179

1180

1181

1182

1183

1184

1185

1186

1187

1188

1189

1190

1191

1192

1193

1194

1195

1196

1197

1198

1199

1200

1201

1202

1203

1204

1205

1206

1207

1208

1209

1210

1211

1212

1213

1214

1215

1216

1217

1218

1219

1220

1221

1222

1223

1224

1225

1226

1227

1228

1229

1230

1231

1232

1233

1234

1235

1236

1237

1238

1239

1240

1241

1242

1243

1244

1245

1246

1247

1248

1249

1250

1251

1252

1253

1254

1255

1256

1257

1258

1259

1260

1261

1262

1263

1264

1265

1266

1267

1268

1269

1270

1271

1272

1273

1274

1275

1276

1277

1278

1279

1280

1281

1282

1283

1284

1285

1286

1287

1288

1289

1290

1291

1292

1293

1294

1295

1296

1297

1298

1299

1300

1301

1302

1303

1304

1305

1306

1307

1308

1309

1310

1311

1312

1313

1314

1315

1316

1317

1318

1319

1320

1321

1322

1323

1324

1325

1326

1327

1328

1329

1330

1331

1332

1333

1334

1335

1336

1337

1338

1339

1340

1341

1342

1343

1344

1345

1346

1347

1348

1349

1350

1351

1352

1353

1354

1355

1356

1357

1358

1359

1360

1361

1362

1363

1364

1365

1366

1367

1368

1369

1370

1371

1372

1373

1374

1375

1376

1377

1378

1379

1380

1381

1382

1383

1384

1385

1386

1387

1388

1389

1390

1391

1392

1393

1394

1395

1396

1397

1398

1399

1400

1401

1402

1403

1404

1405

1406

1407

1408

1409

1410

1411

1412

1413

1414

1415

1416

1417

1418

1419

1420

1421

1422

1423

1424

1425

1426

1427

1428

1429

1430

1431

1432

1433

1434

1435

1436

1437

1438

1439

1440

1441

1442

1443

1444

1445

1446

1447

1448

1449

1450

1451

1452

1453

1454

1455

1456

1457

1458

1459

1460

1461

1462

1463

1464

1465

1466

1467

1468

1469

1470

1471

1472

1473

1474

1475

1476

1477

1478

1479

1480

1481

1482

1483

1484

1485

1486

1487

1488

1489

1490

1491

1492

1493





1494

HT_CADOUTP[15..0]		HT_CADOUTP[15..0]	[2]
HT_CADOUTN[15..0]		HT_CADOUTN[15..0]	[2]
HT_CLKOUTP[1..0]		HT_CLKOUTP[1..0]	[2]
HT_CLKOUTN[1..0]		HT_CLKOUTN[1..0]	[2]
HT_CTLOUTP[1..0]		HT_CTLOUTP[1..0]	[2]
HT_CTLOUTN[1..0]		HT_CTLOUTN[1..0]	[2]
HT_CADINP[15..0]		HT_CADINP[15..0]	[2]
HT_CADINN[15..0]		HT_CADINN[15..0]	[2]
HT_CLKINP[1..0]		HT_CLKINP[1..0]	[2]
HT_CLKINN[1..0]		HT_CLKINN[1..0]	[2]
HT_CTLINP[1..0]		HT_CTLINP[1..0]	[2]
HT_CTLINN[1..0]		HT_CTLINN[1..0]	[2]

signals	RS880	RX880
HT_TXCALP	Ra 301 ohm 1%	Ra 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	Rb 301 ohm 1%	Rb 1.21k ohm 1%
HT_RXCALN		

RES CHIP 1.21K 1/16W +-1%(0402)
P/N : CS21212FB18

This block is for UMA only , Discrete can remove all component




PROJECT : ZR8
Quanta Computer Inc.

Size	Document Number RS880M-HT LINK I/F 1/5	Rev 1A
Date:	Wednesday, May 27, 2009	Sheet 7 of 49




INT. HDMI



TO LAN

TO WLAN-2

RS880 Display Port Support (muxed on GFX)	
DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1



Enables the Test Debug Bus using GPIO.

RS880M
1 Disable
0 Enable



RS880M: Enables Side port memory

```
RS880M:INT CRT HSYNC
```

Selects if Memory SIDE PORT is available or not

1 = Memory Side port Not available

0 = Memory Side port available



Register Readback of strap: NB CLKCFG:CLK TOP SPARE D[1]



For external EEPROM Debug only

RS780/RX780/RS880

Display Port interface from PCIeGraphics (RS880/rs880M only)




The RS880 family does not support CLMC architecture. The LDTREQ# connection from the CPU to ALLOW_LDTSTOP of the Northbridge is no longer required.




PROJECT : ZR8
Quanta Computer Inc.

Size	Document Number RS880M-SYSTEM I/F 3/5	R 1
Date:	Wednesday, May 27, 2009	Sheet 9 of 49




























RX881/RS880 POWER DIFFERENCE TABLE

PIN NAME	RX881	RS880	PIN NAME	RX881	RS880
VDDHT	+1.1V	+1.1V	IOPLLVD	+1.1V	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	GND	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDI	GND	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	GND	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD	GND	+1.1V
VDD18_MEM	GND	+1.8V	PLLVD18	GND	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	GND	+1.8V/1.5V	VDDLTP18	GND	+1.8V
VDDG33	+3.3V	+3.3V	VDDL18	GND	+1.8V
IOPLLVD18	+1.8V	+1.8V	VDDL18	NC	NC









PROJECT : ZR8
Quanta Computer Inc.





USBCLK/41M_25M_48M_OSC pin is CLK input pin when EXT CLKGEN mode. It is output CLK source when INT CLKGEN mode.



PROJECT : ZR8
Quanta Computer Inc.


Size	Document Number	Rev
	SB820-ACPI/GPIO/USB 2/4	1A
Date: Wednesday, May 27, 2009	Sheet 12 of 49	

[14] +1.1V AVDD_SATA
[11,12,14,15,24,26,31,32,36,44] +3V_S5




SATA PORT 0,1,2,3
can support AHCI
mode

SATA1

SATA ODD





Signal Name	Explanation
SATA_CALRP	SB800 A11: 800 ohm 1% resistor to GND. P/N:CS18062FB00(806 Ohm)
SATA_CALRN	SB800 A12: 1k ohm 1% resistor to GND.
SATA_CALRN	SB800 A11: 931-? 1% resistor to VDDAN_11_SATA.
SATA_CALRN	SB800 A12: TBD-? 1% resistor to VDDAN_11_SATA.



	ID1	ID0
HYX	0	0
SAM	0	1
ATI	1	0

IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY



DDR3 Sideport Memory Device						
Vendor	Vendor P/N	STN B/S P/N	Size	BOARD_ID2 GPIO12	SIDE_PORT_ID1 GPIO178	SIDE_PORT_ID0 GPIO177
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	1GB	0 (WO/Sideport)	0	0
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	1GB	1 (W/Sideport)	0	1

Board ID					
	BOARD_ID4 GPIO14	BOARD_ID3 GPIO13	BOARD_ID2 GPIO12	BOARD_ID1 GPIO11	BOARD_ID0 GPIO10
0	N/A (Default)	JV51-DN (3-DIMM) (Default)	WO/Sideport	UMA	14"
1	N/A	JM51-DN (2-DIMM)	W/Sideport (Default)	Discrete (Default)	15.6" (Default)

PROJECT : ZR8
Quanta Computer Inc.

Size	Document Number SATA/IDE/HWM/SPI 3/4	Rev 1A
Date:	Wednesday, May 27, 2009	Sheet 13 of 49




Size	Document Number SB820-PWR/DECOUPLING 4/4	Rev 1A
Date:	Wednesday, May 27, 2009	Sheet 14 of 49



REQUIRED STRAPS

For
internal
clock GEN.

SB820M is
supported Gen1
mode only.




	AZ_SDOOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	This is required as the low power mode is not supported on the SB8xx	ALLOW PCIE Gen2	Watchdog Timer Enable	USE DEBUG STRAPS	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	INT. CLKGEN ENABLED DEFAULT	H, H=Reserved H, L=SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1 DEFAULT	Watchdog Timer Disable DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK MODE	EC DISABLED DEFAULT	EXT. CLKGEN ENABLE	L, H=LPC ROM DEFAULT L, L=FWH ROM	


internal have
pull Hi 10K

DEBUG STRAPS


SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	DISABLE I2C ROM DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	ENABLE I2C ROM use REQ3# as SDA use GNT3# as SCL	ENABLE PCI MEM BOOT





NB_PWRGD_IN:
RS880/RX881 = 1.8V;
Do NOT share it with SB_PWRGD when use Internal Clk Gen (Need SB PLL initialize firstly)




PROJECT : ZR8
Quanta Computer Inc.

Park XT
P/N: AJ077400T08




Add extra OSC for use SB clock.



JTAG SIGNAL STUFF OPTION FOR OPTION2

SIGNALS	NORMAL MODE	JTAG MODE (DEBUG)
GPIO24_TRSTB	"0" (PD)	"1" (PU)
GPIO27_TMS	"1" (PU)	"1" (PU)
GPIO26_TCK	CLK	"1" (PU)
TESTEN	"1" (PU)	"1" (PU)



B2-TEST
FORM RB501 CHANGE TO BAS316

For M97, Broadway, Madison and Park PCIE_VDDC is 1.0V


+1.0V




PROJECT : ZR8
Quanta Computer Inc.

Size	Document Number	Rev
	Madison/Broadway-PCIE V/F	1A


Date: Wednesday, May 27, 2009 15:00 Sheet 16 of 49






Designator	For M97-M2	For Mannhatten
Rc	10K	10K
Rd	0R/Short	51R
Re	DNI	DNI
Ca	2.2nF	68pF

This basic topology should be used for DRAM RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.



PIN STRAPS




Memory Aperture size	
GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

Function Table		
EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by dectec
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX_M25P10A:101	000	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	(Recommended setting as 5.0GT/s capability will be controlled by software.)
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable 1 = VGA controller capacity disable (The device will not be recognized as the system's VGA controller.)	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET. 1 = DRIVER would use the value sample on VHAD_0 during RESET.	0	

SERIAL ROM






DDR3 Memory Aperture size

DDR3 Memory Aperture size

Vendor	Vendor P/N	STN B/S P/N	GPU	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	Park	1	1	0
			Madison	1	0	0
			2Gb	1	1	1
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	Park	0	1	0
			Madison	0	0	0
			2Gb	0	0	1
AMD	23EY2387MA12-SZ	AKD5LGGT700	Park	0	1	1
			Madison	1	0	1

Thermal Sensor



RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.





PROJECT : ZR8
Quanta Computer Inc.

Size	Document Number	Rev
Strip/Thermal	Strip/Thermal	1A
Date:	Wednesday, May 27, 2009	Sheet 21 of 49


[18] VMA_DQ[63..0] VMA_DQ[63..0]
[18] VMA_DM[7..0] VMA_DM[7..0]
[18] VMA_RDQS[7..0] QSA[7..0]
[18] VMA_WDQS[7..0] QSA[7..0]

http://www.electronicsonline.com


23




Group-A0 VREF




Group-A1 VREF




MEM_A0 CLK




Group-A0 decoupling CAP



Group-A1 decoupling CAP




MEM_A1 CLK




PROJECT : ZR8
Quanta Computer Inc.

[18] VMB_DQ[63..0] VMB_DQ[63..0]
[18] VMB_DM[7..0] VMB_DM[7..0]
[18] VMB_RDQS[7..0] VMB_RDQS[7..0]
[18] VMB_WDQS[7..0] VMB_WDQS[7..0]


QSA#[7..0]
QSA#[7..0]




BOT Down



TOP Down




TOP Up




BOT Up


Group-B0 VREF




Group-B1 VREF




MEM_B0 CLK




Group-B0 decoupling CAP



Group-B1 decoupling CAP



MEM_B1 CLK














PROJECT : ZR8
Quanta Computer Inc.

Size Document Number Rev 1A
MEMORY 2 channel B
Date: Wednesday, May 27, 2009 Sheet 23 of 49

http://hobi-elektronika.net





CRT






EMI reserve for HDMI(HDM)

Close connector




HDMI PORT





PROJECT : ZR8
Quanta Computer Inc.

Size	Document Number	Rev
	HDMI	1A
Date: Wednesday, May 27, 2009	Sheet	25 of 49


Giga-LAN AR8151



RJ45(LAN)




TRANSFORMER(LAN)



MINI-CARD WLAN(MPC)


+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA



PROJECT : ZR8
Quanta Computer Inc.


Size	Document Number	Rev
	Mini-Card/WL/3G/SIM	1A
Date:	Wednesday, May 27, 2009	Sheet 27 of 49

SATA HDD(HDD)




HOLE(OTH)

SATA ODD (ODD)





ODD POWER(ODD)



PROJECT : ZR8
Quanta Computer Inc.

Size	Document Number	Rev
	SATA-HDD/ODD	1A
Date:	Wednesday, May 27, 2009	Sheet 28 of 49



8/17 reserve for RMI

A40

GND EARTH don't coupling AGND and SPK signals

The image contains three circuit diagrams illustrating proper grounding for an A40 component:

- Top Diagram:** Shows a multi-pin connector with pins labeled R255, R491, R508, R354, R363, R501, R506, C756, and C755. Each pin has a 0.6mm pitch. The bottom two pins, C756 and C755, are connected to a common ground labeled "ADOGND" and "AGND". A dashed circle labeled "A40" encloses the top seven pins.
- Middle Diagram:** Shows a similar multi-pin connector. The top three pins are labeled R520, R522, and R518, each with a 0.6mm pitch. The bottom three pins are labeled R520, R522, and R518, each with a 0.6mm pitch. A dashed circle labeled "A40" encloses the top three pins. The bottom three pins are connected to a common ground labeled "GND EARTH". A note above the diagram states "GND EARTH don't coupling AGND and SPK signals".
- Bottom Diagram:** Shows a multi-pin connector with pins labeled D31, D32, and D33. Each pin has a 0.6mm pitch. The bottom three pins, D31, D32, and D33, are connected to a common ground labeled "ADOGND" and "AGND". A dashed circle labeled "A40" encloses the top three pins.

MIC1_JD


ADOGND

D16



*VPORT_6

ADOGND




Close to JACK connect




4 IN 1 CARD READER (MMC)




Main	DFHD36MS006
Second	DFHD36MS012




USB PORT(USB)




USB BOARD CONN(USB)



BLUETOOTH CONN(BTM)



TOUCHPAD BOARD CONN(TPD)




PROJECT : ZR8
Quanta Computer Inc.


Size	Document Number	Rev
	eSATA/USB	1A
Date:	Wednesday, May 27, 2009	Sheet 31 of 49

POWER BOARD CONN(UIF)


<http://hobielektronika.net>




Power LED




Battery LED



Communication LED



LED BOARD CONNECTOR(UIF)





PROJECT : ZR8
Quanta Computer Inc.

Size	Document Number	Rev
	POWER/USB/BT/TP/MDC	1A
Date:	Wednesday, May 27, 2009	Sheet 32 of 49

Figure 1 shows the pin connections for the MX3, MX2, MX1, MX0, MX6, MX5, MX4, MY0, MY1, MY2, MY3, MY4, MY5, MY6, MY7, MY8, MY9, MY10, MY11, MY12, MY13, MY14, MY15, MY16, and MY17. The connections are as follows:


- CP6: 7 (MX3), 5 (MX2), 3 (MX1), 1 (MX0)
- CP5: 7 (MX6), 5 (MX5), 3 (MX4), 1 (MY0)
- CP1: 7 (MY1), 5 (MY2), 3 (MY3), 1 (MY4)
- CP2: 7 (MY5), 5 (MY6), 3 (MY7), 1 (MY8)
- CP3: 7 (MY9), 5 (MY10), 3 (MY11), 1 (MY12)
- CP4: 7 (MY13), 5 (MY14), 3 (MY15), 1 (MY16)
- C585: 7 (MY17), 5 (MX3), 3 (MX2), 1 (MX1)
- C586: 7 (MX0), 5 (MX6), 3 (MX5), 1 (MX4)

[illegible]

PROJECT : ZR8
Quanta Computer Inc.

Size	Document Number KB/FAN/EE RETURN CAP			Rev 1A
Date:	Wednesday, May 27, 2009	Sheet	33 of	49


SHBM=0: Enable shared memory with host BIOS



1/13 Confirm by vendor mail :
Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware

The schematic diagram illustrates the B2-TEST circuit. It features two main input sections. The top section, labeled B2-TEST, includes inputs MBCLK, MBDATA, and MMX_SMDATA12. These inputs are connected to a network of resistors (R366, R150, R27a, R27b, R27c, R27d) and are terminated to +3V and GND. The bottom section shows CPU signals: CPU_SMBCLK, CPU_SMDATA, CPU_ODD_EN, and 1.2V_ON, which are connected to resistors R151, R152, R170, and R481, respectively, and also terminated to +3V and GND. The circuit is powered by a +3V supply and a GND connection.

U15 Change to 1M ==>AKE5GFK0Z09 / AKE3GZN0N00 / AKE3GZP0801



1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)

HWPG(KBC)

[40] HWPG_1.5V

[39] HWPG_0.95V

[36] SYS_HWPG

[38] HWPG_1.1V

[38,42] HWPG_1.8V

[2] HWPG

C01

3V

R217 10K_4

D12 BAS316

D13 BAS316

D11 BAS316

D10 BAS316

D9 BAS316



HWPG


Near TP on TOP side and only for AMD platform Palm Rest use.

BOARD STRIP SET (RES)

SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	MMB3 and EEPROM
SM Bus 4	HDMI Controller, MMB1, MMB2 and VGA Thermal







$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$


$$AO4710 \quad R_{ds} = 11.7 - 14.2m\Omega$$


$$L(\text{ripple current}) = (19 - 1.1) * 1.1 / (1u * 272k * 19)$$


$$\sim 3.81A$$


$$14.2m * 10 = RILIM * 20uA$$

$$RILIM = 7.1K - 7.15K$$













Frequency(PR220=200K) 300K





Madison-Pro		
GPU_VID1 (GPIO15)	GPU_VID2 (GPIO20)	+VGPU_CORE
0	0	1.05V
1	0	1.0V
0	1	0.95V
1	1	0.9V

Ra	Rb	Rc	Rd	VREF
470K	220K	44.2K	49.9K	2V






Rc --> 39.2K/F_4 (CS33922FB15)
 Ra --> 332K/F_4 (CS43322FB15)
 Rb --> 130K/F_4 (CS41302FB00)









For EC control thermal protection (output 3.3V)



B2-TEST





POWER TEST



PROJECT : ZR8
Quanta Computer Inc.

Size	Document Number		Rev
	Hole, Nuts		1A
Date:	Wednesday, May 27, 2009	Sheet	44 of 49





PROJECT : ZR8
Quanta Computer Inc.

Size	Document Number DDR3 DIMM-1(H=9.2)	Rev 1A
Date:	Wednesday, May 27, 2009	Sheet 46 of 49

A01	Page25/27/28/31/32/36/38/44	Change footprint , due to SMT open issue highlight.
A02	Page32	Change T/P switch P/N, due to SMT open issue highlight.
A03	Page42	Modify Madison-Pro & Park-XT VID table.
A04	Page14	Modify board ID table and R517,R304 support Side-port function.
A05	Page14	Add R528 support different Side-port VRAM type.
A06	Page44	Support CPU 45W solution.
A07	Page02	Change clock gen to no stuff, due to use internal clock source.
A08	Page06/07/48	Change SO-DIMM SMBUS address.
A09	Page08/10/11	Add Side-port function.
A10	Page10	Chane HDMI DDC CLK/DATA port.
A11	Page10	Stuff R190.
A12	Page12	Change dGPU_PWROK from GPIO1 to GPIO32.
A13	Page12	Change board ID GPIO pin.
A14	Page13	1. Stuff D19,R307,C538 and no stuff D18. 2. Change pull high power rail from +3V_D to +3V.
A15	Page16	Change R500 from 0ohm to 10k.
A16	Page12	Connect 25Mhz for GPU workaround design.
A17	Page18	Modify GPU Power-on sequence table.
A18	Page18	Remove GPU_IO VID contron pin and change GPU_CORE GPIO pin to GPIO15/20.
A19	Page19	Change R107 from 680ohm to 51 ohm and modify design of MEM_RST#. Also change R30 to no stuff.
A20	Page20/22/35/42	Reserve +3V_D_ZR8 power rail for GPU leakage issue.
A21	Page18	Reserve VGA_REQ# pin.
A22	Page25	Delete brightness switch IC control and change to 0ohm solution.
A23	Page25	Stuff R135,R144 ,due to some CRT monitor can't display.
A24	Page25	Stuff C776,C787 for EMI request.
A25	Page25/32	Change connect footprint and P/N.
A26	Page29/35	Add ODD power switch design and stuff R170.
A27	Page33	Change Q29,Q30 to no stuff.
A28	Page37/41/44	Remove jmuper.
A29	Page37	Change PC193 P/N to low highlimit, due to ME thermal door impact.
A30	Page38	Change PC179,PC180 from 22uF/25V to 100uF/25V.
A31	Page38	Change CPU_CORE enable from VRON to HWPG_2.5V.
A32	Page30	Change R538,R548 from 48ohm to 68ohm for audio performance.
A33	Page28	Change R572,R563 to short pad for debug use.
A34	Page20	Change +VGPU_IO power rail to +VGPU_CORE.
A35	Page25	Connect CN5 LCD connect shielding pin to GND for ESD issue.
A36	Page18	Change R65 to no stuff.
A37	Page22	Reserve OVERT# pull high resistor prevent noise.
A38	Page33	Add pull low 100k ohm for ODD_EJ,POWER_SAVE signal.
A39	Page36	Reserve cap for power team request.
A40	Page30	Stuff 0 ohm resistor for ESD protect use.
A41	Page02/03/10/11/15/18/20/21/27/30/32/35/36	Change bead P/N for EMI request, the reason is cost down and not STD parts.
A42	Page21	Reserve 0 ohm for PLL power use.
A43	Page38	Remove PR153 & change to 0402 package
A44	Page44	Change PR113 from 0 to 10K Ohm & Change enable source to +3V
A45	Page38/39/40/41	Stuff PR80,PR89,PR94,PR95,PR47 to 1 Ohm & PC47,PC51,PC64,PC65,PC36 of value to 1000p for EMI request
A46	Page36	Change PC111 of value to 1U/25V
A47	Page36	Change PR37 of value, from 33K to 150K
A48	Page36	Change PR35 of value, from 10K to 39K
A49	Page26	Change HDMI connector PN
A50	Page7	Change P/N for 3-DIMM H=4.0 STD
A51	Page6	Change P/N for 3-DIMM H=4.0 RVS
A52	Page48	Change P/N for 3-DIMM H=8.0 RVS
A53	Page36	Change battery connector P/N to DFHD08MR099
A54	Page26	Modify HDMI's I2C for DIS.



PROJECT : ZR8
Quanta Computer Inc.

Size	Document Number	Rev
	A Change List - 1	1A
Date:	Wednesday, May 27, 2009	Sheet 47 of 49

ZR8 Schematic EC Tracking Record A (For A TEST) Nov.17 , 2009
EC / Page / Item / Description

- A55 Page14 Change board ID power rail from +3V_S5 to +3V.
- A56 Page33/35 Modify WLAN RF_LED control design.
- A57
- A58 Page12 Remove R331 only for A11 version.
- A59 Page12 Add U18,C533 & remove R303 for power sequence.
- A60 Page14 Remove C760,C754,R507& Y7, due to it's for external clock use.
- A61 Page2 Stuff R474,R486 for LAN & WLAN of REQ#.
- A62 Page3/12 Stuff R424 and no stuff R286, due to CPU_PRPCHOT# is +1.5VSUS level.
- A63 Page16 Change D29 package & Add D24.

Note : Change 0ohm to short pad
R276,R281,R415,R443,R445,R531,R532,R533,R534,R535,R539,R566,R174,R512,R513,R263,R437,R439,R441,R99

ZR8 Schematic EC Tracking Record B1 (For B1 TEST) Dec.09 , 2009
EC / Page / Item / Description

- B01 Page21 Remove DP/TMDS Output Driver Analog Supply from port C&D. Due to it's don't to use.
- B02 Page25 Stuff R48 for Discrete platform use.
- B03 Page/10/25 Modify R signal pull low resistor value to 140ohm, due to keep 70 ohm trace impedance.
- B04 Page33 Modify WLAN LED design and change from GPIO82 to GPIO84.
- B05 Page27 Change LAN layout footprint for "SAW" new package.
- B06 Page13/25 Reserve CCD USB host from for Port2, due to CCD issue.
- B07 Page33 Reserve blue LED power source to 5V, due to White/Blue LED max Vf is more than Green/Orange LED.

ZR8 Schematic EC Tracking Record C (For C TEST) Jan.28 , 2010
EC / Page / Item / Description

- C01 Page02/34 Remove "CPU_THERMTRIP#" control from SB820, due to BIOS don't support this function. Add another "SYS_SHDN#" for H/W shutdown function and add HWPG shutdown design.
- C02 Page04 No stuff Q21,D14,R255 for thermal sensor Alert frnction and change to EC or H/W shutdown function.
- C03 Page09 Add 1uF for monitor test noise issue.
- C04 Page12 Add 0ohm to separate VGA_REQ function, due to it's don't support the function and cause by leakage current concern.
- C05 Page24 Modify VGA note text for R signal impedance control.
- C06 Page24 Add brightness switch control by iGPU switch mode. Due to BIOS for C test already support.
- C07 Page29 Reserve EAPD# audio design for "Bo" sound.
- C08 Page41 Change PG_GPUIO_EN pull high power rail from +3V to +3V_D_EXT. For Park GPU SG mode hang up issue.
- C09 Page43 Change PR69 FROM 1.2K to 680ohm , the reason is for SDA high temperature (40 degree/20% humidity) auto shutdown issue.
- C10 Page27 Short LPC signal for debug card use.
- C11 Page29 Change R538,R548 from 56ohm to 68ohm for audio performance test FSOV spec requirement.
- C12 Page42 Change PR113 from 10k to 0ohm.
- C13 Page35 Change EC54,EC55 to stuff for ISN issue.
- C14 Page21 Modify DDR3 Memory Aperture size table.
- C15 Page03/40 Reserve VDDR_SENSE signal to controller IC.
- C16 Page27 Change RP32 to no stuff.
- C17 Page04 Modify CPU thermal control design from EC or BIOS control and change U16,R254 to no stuff ,Q17,Q18,Q19 to stuff.
- C18 Page03 No stuff R189.

Note : Change 0ohm to short pad
R124,R121,R174,L31,L37,L35,R136,R115,R169,R325,R315,R295,R292,R278,R31,R90,R21,R112,R24,R25,R270,R530,R99,R478,R512,R513,R514,R326,R269,R268,R265,R266,R610,PR73,PR220,PR261,PR229



PROJECT : ZR8
Quanta Computer Inc.

Size	Document Number	Rev
	A Change List - 2	1A
Date:	Wednesday, May 27, 2009	Sheet 48 of 49

ZR8 Schematic EC Tracking Record A (For Ramp) Feb.25 , 2010
EC / Page / Item / Description

- D01 Page03 Change CPU VDDR_SENSE pull high power rail to CPU_VDDR and remove trace connect to controller IC.
- D02 Page15 Modify text note.
- D03 Page12 Change "GBE_COL" ,"GBE_CRS" ,"GBE_RXERR" to GND follow SCL V1.04 version.
- D04 Page14 Change USB PLL power rail source to separate VDDPL_33_USB_S follow SCL V1.04 version.
- D05 Page04 No stuff R267,C450,C344.
- D06 Page09 Delete R149,R152 layout pad.
- D07 Page36 No stuff PD12 and add PR181, change PR257 from 1k to 390k. The purpose is for panasonic battery low power protect issue.
- D08 Page05/46 No stuff R584,R259,R583,R586 for CKE signal.
- D09 Page32 Change LED current sense resistor value for LED light measure requirement. (Follow ZR7B)
- D10 Page21 Modify VRAM table.
- D11 Page05/06 Change R123,R122,Q10,R202,R195,Q14 to no stuff, due to S1g4 don't support MEMHOT function.
- D12 Page02 Reserve prochot# for FAN control.
- D13 Page41 No stuff PR16,PQ4,PR3,PR12,PR5,PQ3. Due to MAX8792 had integrate discharge design.
- D14 Page37 Change some component to no stuff, dut to for S1g4 use the same VDD power don't need to compensation difference voltage.

Note : Change 0ohm to hort pad.
R203,117,R585,R588,R260,R587,PR1,PR2,PR33,PR241,PR147,PR146,PR160,PR256,PR133,PR233,PR152,PR155,PR128,PR142,PR143,PR144,PR145,PR130,PR131,PR115,PR120,PR77,PR226,PR222,PR202,PR262.