


AX2/7 SYSTEM DIAGRAM





01




PV,delete all external clock GEN reserve material

 NB5/RD2	PROJECT : AX2/7 Quanta Computer Inc.		
	Size Custom	Document Number Clock Generator	Rev 1A
	Date: Wednesday, December 23, 2009 Sheet 2 of 42		




Serial VID



VFIX MODE		VID Override table (VDD)
SVC	SVD	Output Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V





HDT Connector




PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number S1G4 HT,CTL I/F 1/3	Rev 1A
Date: Thursday, December 24, 2009		Sheet 3 of 42



[illegible]




No Vias Between the Trace of PIN to CAP.

SI , add C226 from EMI suggest



```
SI , remove C100 , C136
. add C100 , C136 C843
Reserve C901
```

<http://laptop-motherboard-schematic.blogspot.com/>





GFX_RX can remove
at next stage for MUXLESS

SI , for routing smooth

GFX_TX 0/1/3/9/10/11

UMA can remove all GFX_TX CAP

SI remove C711,C713,C710,
C712,C708,C709,C703,C704
for MUXLESS

U226

PART 2 OF 6

PCI-E I/F GFX

PCI-E I/F GPP


PCI-E I/F SB

PCE_CALRP(PCE_BCALRP)
PCE_CALRN(PCE_BCALRN)


RS880

RS880 Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1



TO WLAN
TO PCIE-LAN




PROJECT : AX2/7
Quanta Computer Inc.

Size
Custom



Document Number
RS880-PCIE I/F 2/5

Rev
1A

Date: Thursday, December 24, 2009 Sheet 9 of 42



SI , for MUXLESS
need add PLL power
for LVDS




```

PLLVD - Graphics PLL
not applicable to
RX780

AVDDI-DAC Digital
not applicable to RX780

AVDDQ-DAC Bandgap Refer
not applicable to RX780

```



STRAP_DEBUG_BUS_GPIO_ENABLEb

Enables the Test Debug Bus using GPIO.

RS880M	
1 Disable	
0 Enable	



RS880M: Enables Side port memory

RS880M:HSYNC#

Selects if Memory SIDE PORT is available or not
1 = Memory Side port Not available
0 = Memory Side port available





For external EEPROM Debug only

RS780/RX780



RS880M POWER TABLE


PIN NAME	RS880M	PIN NAME	RS880M
VDDH1T	+1.1V	IOPLL1VDD	+1.1V
VDDH1TRX	+1.1V	AVDD	+3.3V
VDDH1TTX	+1.2V	AVDDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLL1VDD	+1.1V
VDD18_MEM	+1.8V	PLL1VDD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLTP18	+1.8V
VDDG33	+3.3V	VDDLT18	+1.8V
IOPLL1VDD18	+1.8V	VDDLT33	NC





PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number SB820-PCIE/PCI/CPU/LPC 1/4	Rev 1/
Date: Thursday, December 24, 2009		Sheet 12 of 42



SATA PORT 0,1,2,3
can support AHCI
mode

PLACE SATA AC COUPLING
CAPS CLOSE TO SB820

SATA1

SATA ODD

PLVDD_SATA--
SATA PLL
POWER

XTLVDD_SATA-- SATA
crystal power



PLACE SATA CAL
RES VERY CLOSE
TO BALL OF SB820

NOTE:

R361 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK

+1.1V_AVDD_SATA
R476 1K/F 4 SATA_CALRP AB14
R472 931/F 4 SATA_CALRN AA14

SB SATA LED# AD11 SATA_ACT#/GPIO67

+3V R486 10K/F 4

C518 *22P/50V 4 SATA_X1 AD16

Y4 *25MHZ

C514 *22P/50V 4 SATA_X2 AC16

SI, change to reserve only

J5 SPI_DI#/GPIO164

E2 SPI_DO#/GPIO163

K4 SPI_CLK#/GPIO162

K9 SPI_CS1#/GPIO165

G2 ROM_RST#/GPIO161

T72

SB820M A12

+3V

C764 0.1u/10V 4

U30 TC7SH08FU

SB SATA LED#

33 SATA_LED#

2

1

0

13 MEM_EVEN#

+1.5VSUS

R250 2.2K 4

Q25 MMBT3904

R233 2.2K 4

Q24 MMBT3904

MEM_MA_EVENT# 6

R238 2.2K 4

R234 2.2K 4

MEM_MB_EVENT# 7

1

2

3

4

5

SB800

Part 2 of 5

FLASH

SERIAL ATA

HW MONITOR

SPI ROM

IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY

SI define side port ID

SIDE_PORT_ID2	SIDE_PORT_ID1	SIDE_PORT_ID0	
1	0	0	Samsung
1	0	1	Hynix
0	0	0	No support side port

SI, remove test point
from AMD recommend

PV, change
to short pad

For blue tooth
& wireless
merge card

SI define board ID

ID4	ID3	ID2	ID1	ID0	
0	0	0	0	0	AX2 UMA DF
0	0	0	0	1	AX7 UMA DF
0	0	0	1	0	AX2 PARK DF
0	0	0	1	1	AX7 PARK DF
0	0	1	0	0	AX2 UMA FF
0	0	1	0	1	AX7 UMA FF
0	0	1	1	0	AX2 PARK FF
0	0	1	1	1	AX7 PARK FF
0	1	0	1	0	AX2 M93 DF
0	1	0	1	1	AX7 M93 DF
0	1	1	1	0	AX2 M93 FF
0	1	1	1	1	AX7 M93 FF

PV define for M93



PROJECT : AX2/7
Quanta Computer Inc.

Size
Custom

Document Number


SB820-ACPI/GPIO/USB 2/4

Rev
1A

Date: Thursday, December 24, 2009 Sheet 14 of 42




PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

internal have pull
Hi 10K , confirm AMD
ward this pull Hi
not need

REQUIRED STRAPS




REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM (Default) L,L = FWH ROM	


DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



PULL HIGH	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

NB_PWRGD_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)





AL17SZ17000	IC(5P) NL17SZ17DFT2G(SOT-353)	SOT-353
ALUC1G17000	IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5)	SOT23-5














































PROJECT : AX2/7
Quanta Computer Inc.


Size Custom	Document Number SB820-STRAPS	Rev 1A
Date: Thursday, December 24, 2009 Sheet 16 of 42		



MEM_ID [3:0]	Vendor	Type	Vendor P/N
0000	Samsung - E die Synix - Orion	64*16-800MHz 64*16-800MHz	K4W1G1646S-NC12
0001			HS7Q1G1638P-12C
0010			Reserved
0011			Reserved
0100			Reserved
0101			Reserved
0110			Reserved
0111			Reserved
1000			Reserved
1001			Reserved
1010			Reserved
1011			Reserved
1100			Reserved
1101			Reserved
1110			Reserved
1111			Reserved

	PWRCNTL1	PWRCNTL0	V-CORE
L	0	0	0.9V
M	0	1	0.96V
H	1	0	1.06V
TBD	1	1	1.12V






CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD AUD[1] AUD[0]	GENERICC HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 11

AMD RESERVED CONFIGURATION STRAPS		
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
H2SYNC	GENERICC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
GPIO21_BB_EN		


Power Up/Down Sequence




Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.





VDDC--Dedicated core power, provides power to the internal logic. 0.9 V - 1.2 V (+ 5%)

PCIE_VDDC--PCI-E
Digital Power
Supply (Either 1.0
V or 1.1 V) 1.0 V
-5% to 1.1 V +5%


PCIE_VDDC--PCI-E
Digital Power
Supply (Either 1.0
V or 1.1 V) 1.0 V
-5% to 1.1 V +5%

OBJECT : AX2/7
Santa Computer Inc.




PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number PARK_Power_and_NC	Rev 1A
Date: Thursday, December 24, 2009 Sheet 20 of 42		




support 1gbt
VRAM (64M X 16)

DIVIDER RESISTORS	M93	PARK
MVREF TO 1.8V (Rd)	100R	40.2R
MVREF TO GND (Re)	100R	100R




Note 1 :Do not Install for M9X-S2/S3, Install 240 Ohms 0.5% Resistor for PARK-S3.
 Note 2 :For M9X-S2/S3,J8 Pin Connect to VSS through 240 Ohms(0.5%) resistor.
 For Park-S3,J8 Pin Connect to VSS through 150 Ohms(1%) resistor for DPC_CALR
 Note 3 :For M9X-92/93, K7 Pin (NC MEM_CALRP1) is Not connected.
 For PARK-S3, K7 Pin (TESTEN#2) connect to TEST_EN Signal At AF24

MEMORY INTERFACE



Designator	M9X-S2 and M93-S3	Park-S3
Ra	DNI	10K
Rb	0R/Short	51R
Rc	2.2K	DNI
Ca	2.2nF	68pF



For PARK-S3 only
 For M9X-S2/S3 with
 DDR3: this pin is
 not in use.




PROJECT : AX2/7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PARK/MEM Interface	1A
Date:	Thursday, December 24, 2009	Sheet 21 of 42




1. If LCD connector near GPU, then place these series Resistors near GPU
2. If LCD connector near N/B, then place these series Resistors near N/B

OPTION SIGNAL FROM NB to LVDS for UMA




OPTION SIGNAL FROM PARK to LVDS for discrete









SI, new option for MUXLESS


SI, add C21 from EMI suggest




SI, R34,R35 change to reserve only and add R33,R37 for MUXLESS



Reserve for EMI



SI, update footprint to 88266-05001-06-5P-L-SMT



PROJECT : AX2/7
Quanta Computer Inc.


Size	Document Number	Rev
Custom	LCD CONN	1A
Date: Thursday, December 24, 2009	Sheet 23 of 42	





UMA/DISCRETE select for HDMI

From RS880M


SI , all add
for MUXLESS



From PARK





HDMI PORT



HDMI HPD SENSE

SI, remove R72 and change
R85 , Q12 to reserve for MUXLESS

UMA AND DISCRETE HDMI I2C SELECT
Close to HDMI Connector

SI, remove R93 , R350 . Add RP30
R94, R351, Q14, Q15 change to
reserve only for MUXLESS



PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number HDMI	Rev 1A
Date: Thursday, December 24, 2009 Sheet 25 of 42		

Note:

SD/MMC	MS	XD
SP1		XD CD#
SP2	SD WP	
SP3	SD CD#	
SP4	SD DAT1	XD D4
SP5	MS BS	XD D5
SP6	MS D1	XD D3
SP7	SD DAT0	MS D0
SP8	SD DAT7	MS D2
SP9	MS INS#	
SP10	SD DAT6	MS D3
SP11	SD CLK	MS SCLK
SP12	SD DAT5	XD D0
SP13	SD DAT4	XD WP#
SP14	MS D1	XD D3
SP15	SD DAT3	XD WE#
SP16	SD DAT2	XD RE#
SP17	SD ALE	
SP18	XD CE#	
SP19	XD CLE	

PV, change to short pad

SP7	R517	*0.4/S	MS-D0	SD-D0	XD-D6
SP6	R516	*0.4/S	MS-D1	XD-D3	SD-D1
SP8	R520	*0.4/S	MS-D2	XD-D2	
SP16	R535	*0.4/S	XD-RE#	SD-D5	
SP5	R513	*0.4/S	MS-BS	XD-D5	
SP15	R538	*0.4/S	SD-D3	XD-WE	
SP11	R521	*0.4/S	SD-CLK	MS-CLK	
SP2	R504	*0.4/S	SD WP		
SP13	R533	*0.4/S	XD-WP#		
SP19	R541	*0.4/S	XD-CLE		
SP4	R527	*0.4/S	XD-D4		
SP10	R521	*0.4/S	MS-D3	XD-D7	
SP14	R534	*0.4/S	XD-RB#		
SP12	R528	*0.4/S	XD-D0		
SP17	R540	*0.4/S	XD-ALE		
SP18	R536	*0.4/S	XD-CE#		
SD CMD R	R529	*0.4/S	SD-CMD		

Close to Chipset


Can not more than 10p

PV, change to short pad

5159 RST# 2 1 5159 RST R# 131

*RB501V-40

Add diode for 5158E cardreader driver lost issue



RTS5159 max output current for ..

XD card 250mA

SD/MMC 250mA

MS/MSPRO 250mA

Realtek RTS5159

SI, change to 22P

then change to reserve only


SI, Add R537 from

vendor suggestion

Internal have pull Hi 200K



SI, change CLK source

from SB internal CLK GEN



5 IN1 CARD-READER (PUSH-PUSH)

Support SD/SD PRO/MMC/MS/MS PRO/xD Cards



SI, add CPU & VGA hold pad from EMI request

SI, add for ESD testing


PV, add new pad for new outline




PROJECT : AX2/7

Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	RTS5159 & CR SOCKET & HOLE	
Date: Thursday, December 24, 2009	Sheet 26	of 42




Line out




MIC

SA_A# -->EXT Ear Phone


SA_B# -->EXT MIC





CPU FAN





Modem CONN




29



Right SIDE USBX1




POWER BUTTON CONNECTOR




1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND


KEYBOARD CONN








KEYBOARD PULL-UP



SATA CD-ROM



SI, delete CN13 change to ANT CONN




PV, change to reserve only




PROJECT : AX2/7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	KEYBOARD/SW_BOARD/ODD	1A
Date: Thursday, December 24, 2009	Sheet 31 of 42	





Project Model	GPIO42
AX 14"	High
AX 15.6"	Low
AX 17.3"	Middle (1.5V)

GPIO42 control fan table



Mini PCI-E Card 1 WLAN

33



SI , change footprint to led1-s110kgct-3p-nb5




PROJECT : AX2/7
Quanta Computer Inc.


Size	Document Number	Rev
Custom	Mini CARD/LED	1A
Date: Thursday, December 24, 2009	Sheet 33 of 42	

+3.3V +/- 5%
Countinue current:5A
Peak current:6A
OCP minimum:7.5A







+1.1V Volt +/- 5%
Continue current: 5A
Peak current: 7A
OCP minimum: 9A



+1.1V Volt +/- 5%
Continue current: 5A
Peak current: 7A
OCP minimum: 9A



```
1.2 Volt +/- 5%
Continue current:0.3A
Peak current:0.5A
```






1.1 Volt +/- 5%
Continue current:0.2A
Peak current:0.5A


ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X


VFIXEN VID Codes






SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8











Power & Ground

Label	ACTIVE	Description	Control Signal
+VIN	S0, S3, S4, S5	AC ADAPTER (19V)	
+3VPCU	S0, S3, S4, S5	ALWAYS POWER (3V)	
+3V	S0		MAINON
+3VSUS	S0, S3		SUSON
+3VS5	S0, S3, S4, S5		S5_ON
+3VLAVCC	S0		LAN_POWER
+5VPCU	S0, S3, S4, S5	ALWAYS POWER (5V)	
+5V	S0		MAINON
+5V_VCC1			
+5VALW			
+10VALW			
+15VALW			
+1.8V	S0		+1.5_ON
+1.8VSUS	S0, S3		
+1.5V	S0		MAINON
+1.5VSUS	S0, S3	DDR CORE POWER	SUSON
+1.5VSUS_1			
+1.5V_VGA	S0	VGA , VRAM POWER	+1.5_ON
+1.2V	S0		VRON
+1.2VSUS	S0, S3		SUSON
+1.1V	S0	VDDPCIE - PCIE-E MAIN POWER	VRON
+1.1VS5	S0, S3, S4, S5	STANDBY POWER	S5_ON
+1.1V_DYN	S0	NB VDDC - CORE LOGIC POWER	DYN_PWR_EN
+1.05V	S0	HT POWER (1.05V)	VRON
+1.0V_VGA	S0	PARK DPX_VDD10 POWER	VRON
+2.5V	S0	CPU VDDA POWER	VR2.5_ON
+VCORE0	S0	CPU CORE POWER (?V)	VRON
+VCORE1	S0	CPU CORE POWER (?V)	VRON
+CPUVDDNB	S0	CPU VDDNB POWER	VRON
+0.75_DDR_VTT	S0	DDR COMMAND & CONTROL PULL UP POWER	SUSON
DDR_VTTREF	S0, S3	DDR REFERENCE POWER	SUSON
+VGA_CORE	S0	VGA CORE POWER	MAINON
+AVBAT	S0, S3, S4, S5	RTC & KBC POWER (3_3V)	

SMBUS

DEVICE	ADDRESS	BUS
CLOCK GENERATOR		
DDR3		
CPU THERMAL SENSOR		
CHARGER		

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

PCI DEVICES IRQ ROUTING

DEVICE	IDSEL #	REQ/GNT #	PCI_INT



PROJECT : AX2/7
Quanta Computer Inc.

Size	Document Number	Rev 1A
Date: Wednesday, December 23, 2009	Sheet 42 of 42	