

- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : SVCC
- LAYER 6 : IN3
- LAYER 7 : SGND1
- LAYER 8 : BOT

D/M Note Block Diagram -- Intel Huron River ULV

POWER		
DC/DC	3V_PCU, 5V_PCU, +15V	Page 31
REGULATOR (DDR3)	1.5V_SUS, 0.75V_DDR_VTT	Page 32
REGULATOR	1.05V&1.8V	Page 33
REGULATOR	VCCSA	Page 34
CPU Core		Page 35
Charger		Page 36
RUN POWER SW/Discharge	5V_SUS, 3V_SS, 5V_SS +3V, +5V	Page 37

DDR3 SO-DIMM 1
(STD)
Page 13

DDR3 SO-DIMM 2
(RVS)
Page 14

Intel Huron River
Sandy Bridge

31mmX24mm, BGA
2 Core 18Watt

Page 3, 4, 5, 6

Environment temperature
Thermal Sensor
Page 26

Charger temperature
Thermal Sensor
Page 26

DDR
Thermal Sensor
Page 13

FDI X4 DMI

Cougar Point
HM65
25mmX25mm, BGA
PCH 3.9Watt

Page 7, 8, 9, 10, 11, 12

HP/Mic
Audio Jack
Page 18

HDA CODEC
CX20671-21Z
Page 18

Internal MIC
Page 18

Internal SPK
Page 18

HD Audio

SPI Flash (4MB)
Page 8

SPI Flash (512K)
Page 28

32.768KHZ

LPC BUS

IT8518
Page 28

TPM
(for M-note)
Page 25

Accelerometer
(APS)
Page 25

Int. KB
Page 24

T/P
Page 24

Battery
Page 36

Charger
Page 36

USB
Card Reader Realtek RTS5209
Page 21

4 in 1 Socket
SD/SDHC/SDXC/MMC
Page 21

PCI-e/USB
Mini PCIe Slot
Page 22

WLAN Module
Page 22

PCI-e/USB
Mini PCIe Slot
Page 23

WWAN
Module
Page 23

SIM Card
Page 23

PCI-e
10/100/1G Ethernet
AR8151-BL1A-R++
Page 17

RJ-45
Page 17

SATA
2.5" HDD /SSD Module
(Option)
Page 19

11.6" HD (1366x768) LCD
Page 15

CRT
Page 16

HDMI
Page 16

USB
Camera Conn
Page 15

Camera Module
Page 15

USB
Bluetooth
Page 25

USB
USB PORT X 3
Page 20


USB
Fingerprint (for M-note)
Page 24

Table of Contents


PAGE	DESCRIPTION
01	LOCK DIAGRAM(UMA)
02	FRONT PAGE
03-06	Sandy Bridge
07-12	Cougar Point-PCH
13-14	DDRIII SO-DIMM
15	LCD/CAMERA
16	CRT/HDMI CONN
17	LAN-RTL8111E-VB-GR
18	AUDIO (CX20671-21Z, SPK)
19	SATA
20	USB X 3
21	Card Reader-RTS5209
22	WLAN
23	WWAN
24	KB/TP/FP
25	BT/G-SENSOR/TPM
26	FAN/Thermal
27	SW/LED/RFID_EEPROM
28	KBC IT8518/19
29	Screw Hole/EMI
30	Power Block Diagram
31	POWER_3V/5V (RT8206MGQW)
32	POWER_DDR3 (TPS51116)
33	POWER_1.05V&1.8V (OZ8117)
34	POWER_+VCCSA (OZ8117)
35	POWER_+VCC_CORE(ISL95831)
36	POWER_Charger (ISL88731A)
37	POWER_Discharge
38	Power On Sequence
39	BOM Matrix Table
40	Schematic Value Descript
41	EC RECORD DV
42	Power EC RECORD DV
43	
44	
45	
46	
47	

Power States



POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+20V	15,31,32,33,34,35,36,37	MAIN POWER		S0~S5
+3V_RTC	+3.0V~+3.3V	7,8,11,28	RTC		S0~S5
3VPCU	+3.3V	8,15,16,17,20,27,28,31,33,36,37	IT8518/19 POWER	3V5V_EN	S0~S5
5VPCU	+5V	15,29,31,32,33,34,36,37	DC/DC POWER IC SOURCE	3V5V_EN	S0~S5
+15V	+15V	15,25,31,32,37	LARGE POWER	3V5V_EN	S0~S5
LANVCC	+3.3V	17,37	LAN POWER	LAN_ON	
5V_S5	+5V	11,20,37	PCH SUS POWER	S5_ON	S0~S3
3V_S5	+3.3V	3,7,8,9,10,11,22,25,27,28,37	Sys Management,PCH Resume Well, USB,WLAN,WiMAX POWER	S5_ON	S0~S3
5VSUS	+5V	15,27,35,37	SLP_S4# CTRLD POWER	SUSON	S0~S3
3VSUS	+3.3V	32,37	SLP_S4# CTRLD POWER	SUSON	S0~S3
+1.5VSUS	+1.5V	3,11,13,14,32,37	DDR3 SODIMM POWER	SUSON	S0~S3
+0.75V_DDR_VTT	+0.75V	13,14,32,37	DDR3 SODIMM REFERENCE POWER	MAINON	S0
+5V	+5V	7,8,11,15,16,18,19,24,26,28,29,37	SLP_S3# CTRLD POWER	MAINON	S0
+3V	+3.3V	3,7,8,9,10,11,13,14,15,16,17,18,19,21,22,23 24, 25,26,27,28,29	SLP_S3# CTRLD POWER	MAINON	S0
+VCC_GFX		5,35,37	VGA CORE POWER	MAINON	S0
+VCCSA	+0.8V~+0.9V	5,34,37	Sandy Bridge Power	MAINON	S0
+1.8V	+1.8V	5,8,11,33,37	LVDS,NVM POWER	MAINON	S0
+1.05V	+1.05V	3,5,7,8,9,11,33,37	Sandy Bridge VTT POWER/PCH CORE POWER	MAINON	S0
+VCC_CORE		5,6,35,37	CPU CORE POWER	VRON	S0
+LCDVCC	+3.3V	15	LCD Power	ENVDD	S0
+3V_HDD	+3V	19	ODD Power	ODD_5V_ON	S0
+5V_HDD	+5V	19	HDD Power	MAINON#	S0
BAT-V	+10V~+17V	36	MAIN BATTERY	CHG_PBATT	S0~S5
+1.5V_CPU	+1.5V	3,5,32,37	DDR3 1.5V Rails	PS_S3CNTRL	S0





PEG_COMP connect to PIN G3&G4 W:4mils/S:15mils/L: 500mils.
PEG_COMP connect to PIN G1 W:12mils/S:15mils/L: 500mils.




SM_DRAMPWROK Processor Input.



DDR3 DRAM RESET




DP & PEG Compensation



eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

PEG_ICOMPI and RCOMPO signals
should be routed within 500 mils typical
impedance = 43 mohms PEG_ICOMPC
signals should be routed within 500 mils
typical impedance = 14.5 mohms

Processor pull-up (CPU)




Quanta Computer Inc.

PROJECT D/M NOTE INTEL HURON RIVER

Size	Document Number Custom	SNB 1/4 (PCIE&DMI&FDI)	Rev 1A
Date:	Monday, January 31, 2011	Sheet	3 of 43


Sandy Bridge Processor (DDR3)



330uF locate power side

Sandy Bridge Processor (GRAPHIC POWER)




05



Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)

06




Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.



	1	0
CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP

CFG[6:5] (PCIe Port Bifurcation Straps)


11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



Cougar Point (DMI, FDI, PM)




Cougar Point (LVDS, DDI)




INT. HDM


Layout note:
AC coupling capacitors of DP are
placed on near connector




PCH Pull-high/low(CLG)




System PWR_OK(CLG)



On Die DSW VR Enable
High = Enable (Default) Low = Disable



Cougar Point (HDA, JTAG, SATA)




if default boot destination is SPI,
no external pull-up/-down resistors on the board are
necessary

PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	Different from Calpella	No reboot mode setting	PWROK 0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	SPKR R172 *1K 4 +3V
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R482 *1K 4 R477 *10K 4 +3V
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	PCH INVRMEN R488 *330K 4 +3V_RTC
HDA_SDO	Flash Descriptor Security Only for Interposer	PWROK	0 = effective(Default: weak pull down) 1 = Override	ACZ_SDO R224 *1K 4 3V_S5
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK		
GPIO19	Different from Calpella	Boot BIOS Selection 0 [bit-0]		
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	
DF_TVS	DMI Termination voltage	PWROK	weak pull-down 20kohm	+1.8V R416 *2.2K 4 (3) PROC_SELECT# R418 *1K 4 DF_TVS (10)
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	3V_S5 R201 *1K 4 ACZ_SYNC_R
GPIO15				(10) GPIO15 R466 *1K 4 3V_S5
GPIO28	Different from Calpella	On-die PLL Voltage Regulator	0 = Disable 1 = Enable (Default)	R192 *1K 4 PLL_ODVR_EN (10)
DSWVREN		0: disable 1: enable		

RTC Clock 32.768KHz

08




RTC Circuitry(RTC)




iTPM ENABLE/DISABLE


iTPM Function	R366
Enable	1K
Disable	NC

For PCH
32Mbit (4M Byte), SPI




HDA Bus(CLG)






Cougar Point (GPIO,VSS_NCTF,RSVD)




GPIO Pull-up/Pull-down(CLG)




3V_S5 (3,7,8,9,11,22,25,28,37)
+3V (3,7,8,9,11,13,14,15,16,18,19,21,22,23,24,25,26,27,28,29,31,32,33,34,35,37)

BOARD ID SETTING


Board ID For Function	ID3 GPIO39	ID2 GPIO38	ID1 GPIO37	ID0 GPIO36
SDV	0	0	0	0
SIV	0	0	0	1
SIT	0	0	1	0
SVT	0	0	1	1
SOVP	0	1	0	0




Model ID	MODEL_ID0
INTEL	0
AMD	1




TPM physical presence	
PCH_GPIO57	Low: Default




Cougar Point-M (POWER)




COUGAR POINT (POWER)




IBEX PEAK-M (GND)






IBEX PEAK-M (GND)






Place these Caps near So-Dimm0.



VREF DQ0 M1 Solution





D




D




+3V	(3,7,8,9,10,11,13,14,16,18,19,21,22,23,24,25,26,27,28,29,31,32,33,34,35,37)
3VPCU	(8,16,17,20,27,28,29,31,33,36,37)
+15V	(25,31,32,37)
+5V	(7,11,16,18,19,24,26,29,37)
VIN	(29,31,32,33,34,35,36,37)
5VSUS	(27,35,37)
5VPCU	(29,31,32,33,34,36,37)



LCDVCC







Back light






EC-SIT-1

For RF
EC-SIT-5


For EMI




For ESD

LVDS (11.6")
(1024x600,
1366x768)

CAMERA VCC Control








(8,15,17,20,27,28,29,31,33,36,37) 3VPCU

(3,7,8,9,10,11,13,14,15,18,19,21,22,23,24,25,26,27,28,29,31,32,33,34,35,37) +3V




(7,11,15,18,19,24,26,29,37) +5V





EC-DV-01



EMI reserve for HDMI




LANVCC




Transformer


Layout: All termination signal should have 20 mil trace




ISN




EC-SIT-1




RJ45 Connector




U7, U8 Reserve for Surge and cable ESD



Atheros AR8151





EC-DV-10




To support Wake-on-Jack or Wake-on-Ring, the CODEC VAUX_3.3 pins must be powered by a rail that is not removed unless AC power is removed.

AVDD_3.3 pin is output of internal LDO. Do NOT connect to external supply.


Layout Note: Path from +5V to LPWR_5.0 and RPWR_5.0 must be very low resistance (<0.01 ohms). Place bypass caps very close to device.



Port A: Headphone jack (jack shared with S/PDIF)
Port B: Internal analog mono or stereo MIC.
Port C: Microphone jack
Port G: Internal stereo speakers
Port J: Optional Internal stereo digital mic
Port H: S/PDIF (jack shared with headphone)



**Sense For MIC/
Headphone out combo**



The diagram illustrates the EMI Reserved section, detailing connections for various components and their grounding to AGND.

Left Column Components:

- C412:** 1000P/50V/X7R_6
- C404:** 1000P/50V/X7R_6
- C370:** 1000P/50V/X7R_6
- C574:** *SHORT0603
- C363:** 1000P/50V/X7R_6
- C415:** 1000P/50V/X7R_6


Right Column Components:

- HP-OUT-L 2:** L13 *0.047uH
- HP-OUT-R 2:** L11 *0.047uH
- EXT. MIC L 2:** L14 *0.047uH
- C402:** *100P/50V/X7R_4
- C372:** *100P/50V/X7R_4
- C398:** *100P/50V/X7R_4


Bottom Components:

- ACZ_BITCLK_AUDIO:** C387 *27P/50VINPO_4
- ACZ_SDIO0_ADC:** C374 *27P/50VINPO_4
- EC-DV-08:** R305, R304
- EC-DV-18:** R305, R304


Grounding: All components are connected to AGND (Ground).




External MIC/
Headphone out




(3,7,8,9,10,11,13,14,15,16,18,21,22,23,24,25,26,27,28,29,31,32,33,34,35,37)
(7,11,15,16,18,24,26,29,37)



DC Current rating: 2 A (MAX)



DC Current rating: 3 A (MAX)



Quanta Computer Inc.






PROJECT D/M NOTE INTEL HURON RIVER

Size	Document Number	Rev
	SATA	1A
Date:	Monday, January 31, 2011	Sheet 19 of 43

TPS2541 table

CTL1	CTL2	CTL3	Mode
0	0	X	Dedicated Charging Port, Auto-detect
0	1	X	Dedicated Charging Port, BC Specification 1.1 Only
1	0	X	Dedicated Charging Port, Apple Only
1	1	0	Standard Downstream Port, USB 2.0 Mode
1	1	1	Charging Downstream Port, BC Specification 1.1



Table 3 – TPS2541 Control Truth Table



5V_S5 (11,37)
3VPCU (8,15,16,17,27,28,29,31,33,36,37)

Note:


SD/MMC	MS
SP1	SD D7
SP2	SD D6
SP3	SD D5
SP4	SD D4
SP5	MS BS
SP6	
SP7	MS D1
SP8	
SP9	MS D0
SP10	MS D2
SP11	
SP12	MS D3
SP13	
SP14	MS CLK
SP15	SD_WP








MiniCard WLAN connector

+3V	(3,7,8,9,10,11,13,14,15,16,18,19,21,23,24,25,26,27,28,29,31,32,33,34,35,37)
+1.5V	(11,23,32)
3V_S5	(3,7,8,9,10,11,25,28,37)


22




PCI-Express TX and RX direct to connector



SIM Card CONN




Layout Note:
UIM_RESET, UIM_CLK, UIM_DATA routing as short as possible






+3V (3,7,8,9,10,11,13,14,15,16,18,19,21,22,24,25,26,27,28,29,31,32,33,34,35,37)
+1.5V (11,22,32)



23



MiniCard WWAN connector




KEYBOARD




For EMI request


FINGER PRINTER for M NOTE




Touch pad




TRACK POINT




TRACK POINT/TOUCH PAD reset signal level shift




BLUETOOTH





G-SENSOR (2-Axial)



Discrete TPM for M NOTE






ADDRESS


1	0	0	1	A2	A1	A0	0
---	---	---	---	----	----	----	---

MSB LSB


RFID




EC-SIT-10




LED Driver




POWER BUTTON







Hole for CPU support




MiniCard WWAN



MiniCard WLAN




BLUETOOTH




CRT




Keyboard






SB




EC-DV-03





Boundary Hole



Boundary Hole




Fro ESD




Fro ESD


EMI




Fro EMI

+1.5V_CPU	(3,5,32,37)
3VPCU	(8,15,16,17,20,27,28,31,33,36,37)
+VCC_GFX	(5,35,37)
+3V	(3,7,8,9,10,11,13,14,15,16,18,19,21,22,23,24,25,26,27,28,31,32,33,34,35,37)
+5V	(7,11,15,16,18,19,24,26,37)
+1.5VSUS	(3,11,13,14,32,37)
5VPCU	(15,31,32,33,34,36,37)
VIN	(15,31,32,33,34,35,36,37)
+VCC_CORE	(5,6,35,37)
+1.05V	(3,5,7,8,9,11,33,37)













+3.3V, +5V





3V_S5, 5V_S5




LANVCC



EC-DV-P05 5VSUS





[illegible]

Revision History

Revision	Date	Phase	Change List	Release Schematic Date	Release Gerber File Date
A1A		DV	Initial release	2010/12/03	2010/12/03

Schematic Value Explanation Description :

RESISTOR

Value	F	4	6	8	12	1210	*	Description
*1K/F_4	1%	0402 (1005)					DE POP	1K ohm 1% SMD 0402 package and DE POP
1K_6	5%		0603 (1608)				POP	1K ohm 5% SMD 0603 package and POP
1K_8	5%			0805 (2125)			POP	1K ohm 5% SMD 0805 package and POP
1K_12	5%				1206 (3216)		POP	1K ohm 5% SMD 1206 package and POP
1K_1210	5%					1210 (3225)	POP	1K ohm 5% SMD 1210 package and POP

CAPACITOR

Value	Voltage	Material	6				*	Description
*0.1U/10V/X5R_4	10V	X5R	0402 (1005)				DE POP	0.1UF 10V X5R SMD 0402 package DE POP
1U/25V/X7R_6	25V	X7R	0603 (1608)				POP	0.1UF 25V X7R SMD 0603 package POP

DM NOTE Schematic EC Tracking Record DV (for DV)XXXX. XX, 2010				
EC #	Page	Date	Part Affected	Description
EC-DV-01	16	2010/11/17	U2000 and related schematic	Remove level shift and related schematic
EC-DV-02	05	2010/11/17	R11256	Follow Intel power delivery to add 10m ohm pull-up at VDDCQ
EC-DV-03	29	2010/11/17	HOLE10	Change HOLE10 footprint
EC-DV-04	20	2010/11/17	CN23	Change USB BTB connector to FFC type
EC-DV-05	17	2010/11/17	C11242	Change C11242 from 10P to 1000P and series with ESD part for ISN
EC-DV-06	28	2010/11/18	EC Pin#98, R11264, R11265	G-sensor ID select
EC-DV-07	17	2010/11/18	RV19	Change RV19 pop for ESD solution
EC-DV-08	18	2010/11/19	R916, R11216, R11266	Delete R916 and R11216, because AGND connect with DGND in GND layer
EC-DV-09	07	2010/11/22	RV8	Reserse for ESD
EC-DV-10	17	2010/11/22	RV17, RV18, C11243, C11246	Reserse for ESD
EC-DV-11	17	2010/11/22	U11005, U11006	Pin#5 connect LANVCC for ESD's request
EC-DV-12	18	2010/11/22	R281	reference CX20371-21Z CRB schematic to delete it
EC-DV-13	18	2010/11/22	R330	reference CX20371-21Z CRB schematic to delete it
EC-DV-14	18	2010/11/22	C11247	reference CX20371-21Z CRB schematic to add it
EC-DV-15	18	2010/11/22	R1283, C7373	reference Conexant combo jack latest CRB schematic to delete C7373 and change R1283 to 4.7K
EC-DV-16	18	2010/11/22	R11269	reference Conexant combo jack latest CRB schematic to add it
EC-DV-17	18	2010/11/22	R1290, C11248	reference Conexant combo jack latest CRB schematic to add C11248 and change R1290 to 200
EC-DV-18	18	2010/11/22	R11267, R11268	EMI request
EC-DV-19	20, 28	2010/11/23	U47.6, U47.7, U15.79	EC can combine USB charger IC CB[0:1] pin to one signal CB[0]
EC-DV-20	24	2010/11/23	R209, R201	Change to 4.7K
EC-DV-21	24	2010/11/22	RV9, RV10	Reserse for ESD
EC-DV-22	24	2010/11/22	RV11, RV12	Reserse for ESD
EC-DV-23	27	2010/11/22	RV13, RV14, RV15	Reserse for ESD
EC-DV-24	27	2010/11/22	RV16	Reserse for ESD
EC-DV-25	24	2010/11/29	CN9	CN9 PIN8 connect to EC
EC-DV-26	27	2010/11/29	C12000	Add C12000 for Audio vendor suggestion

 Quanta Computer Inc. PROJECT D/M NOTE INTEL HURON RIVER		
Size	Document Number	Rev
	EC Tracking Record DV	1A
Date:	Monday, January 31, 2011	Sheet 42 of 43

 Quanta Computer Inc. PROJECT D/M NOTE INTEL HURON RIVER		
Size	Document Number	Rev
	EC Tracking Record SIT	1A
Date:	Monday, January 31, 2011	Sheet 43 of 43