

PCB P/N AND DESCRIPTION

PCB ED5 MB(8L309X218, REVA)
P/N: DA0ED5MB8A8

PCB ED5 MB(8L309X218,REVB)
P/N: DA0ED5MB8B6

PCB ED5 USB/B(8L, 47.5X16.8, REVA)
P/N: DA0ED5SB8A5

PCB ED5 USB/B(8L,47.5X16.8,REVB)
P/N: DA0ED5SB8B3

ED5

SATA

ED5 SATA ASSY P/N
ED5 MB S/S ASSY P/N: 51ED5SS0018
ED5 MB C/S ASSY P/N: 41ED5CS0015
ED5 MB ASSY P/N: 31ED5MB0012

W/O ANT

ED5 USB/B S/S ASSY P/N: 4NED5SS0011
ED5 USB/B ASSY P/N: 3NED5UB0011

PATA

ED5 ASSY P/N
ED5 MB S/S ASSY P/N: 51ED5SS0000
ED5 MB C/S ASSY P/N: 41ED5CS0007
ED5 MB ASSY P/N: 31ED5MB0004

ANT

ED5 USB/B S/S ASSY P/N: 4NED5SS0002
ED5 USB/B ASSY P/N: 3NED5UB0003

VCC_CORE

CPU VR

PG 30

+1.2V
+VCCP

+1.2V
+VCCP

PG 31

+1.8VSUS
+1.8V
SMDDR_VTERM

+1.8VSUS
SMDDR
VTERM

PG 32

+3VPCU
+3V_S5
+3VSUS
+5VSUS
+5V
+12V

3V/5V

PG 33

VIN

CHARGER

PG 34

HOST 133/166MHz
PCIE 100MHz
VGA 96MHz
USB 48MHz
REF 14MHz

CLOCK GENERATOR
ICS951462
PG 13

AMD S1
Turion 64 Rev.F Dual-Core/
Sempron Rev.F Single-Core
Dual-Core 35W / Single-Core 25W
(638 S1g1 socket)
PG 3,4,5,6

533/ 667 MHZ DDR II

DDRII-SODIMM1 PG 7,8

DDRII-SODIMM2 PG 7,8

RS485
465 FCBGA
PG 9,10,11,12

HT_LINK

Panel Connector PG 20

S-Video PG 20

VGA PG 20

LVDS

TVOUT

VGA

SB460
549 BGA
PG 14,15,16,17

A_LINK

SATA0

PATA 100

Azalia

SATA - HDD PG 21

PATA - HDD PG 21

Internal ODD CD-ROM PG 21

KBC
NS97551
PG 28

LPC

X-Bus

Azalia Audio PG 26

Amplifier MAX9755A PG 27

Azalia MDC PG 26

MIC. PG 27

INT. S.P. PG 27

H.P PG 27

MODEM RJ 11 PG 23

K/B CONN. PG 29

Touch Pad PG 29

Flash ROM PG 28

SWITCH LED PG 29

Express Card PG 24

Mini PCI-E Card (WLAN) PG 19

Mini PCI-E Card (TV) PG 19

LAN RTL8111B-GR PG 23

Bluetooth PG 22

USB2.0 I/O Ports PG 22

DSC USB I/F PG 22

PCI-E, 1X

PCI-E, 1X

PCI-E, 1X

PCI-E, 1X

USB2.0 (P0~P7)

PCI Bus 33MHz

Magnetics

RJ45

ANTENNA JACK

USB2.0 I/O

USB DAUGHTERBOARD

B/B CN. PG 22

USB2 & USB3

TI PCI8402
AD17
REQ3#, GNT3#
INTE#, INTG#, INTH#
PG 24,25

MINI PCI CN.
AD20
REQ2#, GNT2#
INTF#, INTG#
PG 18

Card Reader PG 25

IEEE1394 CN. PG 25

DEBUG PURPOSE ONLY




PROJECT : ED5
Quanta Computer Inc.

TABLE OF CONTENTS

Page 01 : BLOCK DIAGRAM
 Page 02 : TABLE OF CONTENTS
 Page 03 : ATHLON64 HT I/F
 Page 04 : ATHLON64 DDRII MEMORY
 Page 05 : ATHLON64 CTRL & DEBUG
 Page 06 : ATHLON64 PWR & GND
 Page 07 : DDRII SODIMMX2
 Page 08 : DDRII TERMINATION
 Page 09 : RS485-HT LINK0
 Page 10 : RS485-PCIE LINK I/ F
 Page 11 : RS485-SYSTEM I/F & C LKGEN
 Page 12 : RS485-POWER
 Page 13 : CLOCK GENERATOR
 Page 14 : SB460M-PCIE/PCI/CPU/LPC
 Page 15 : SB460M ACPI/GPIO/USB/AC97
 Page 16 : SB460M HDD/POWER/DECOUP LI
 Page 17 : SB460M STRAPS
 Page 18 : MINI PCI
 Page 19 : MINI CARD TV & WLAN
 Page 20 : CRT&LVDS&S-VIDE0&DCS
 Page 21 : HDD & CDROM , HOLES
 Page 22 : USB, BLUETOOTH
 Page 23 : LAN PCI-E RJ45 & RJ11
 Page 24 : PCI8402_1 & NEW CARD
 Page 25 : PCI8402_2 (1394/5IN1)
 Page 26 : AUDIO(ALC262) & MDC
 Page 27 : AUDIO(AMP&POWER&HP CON)
 Page 28 : PC97551 & FLASH
 Page 29 : LED & SW & KB & TP & FAN
 Page 30 : CPU CORE MAX8774
 Page 31 : 1.2V/1.5V/2.5V
 Page 32 : 1.8V/DDRII
 Page 33 : SYSTEM 3V/5V
 Page 34 : BATTERY CHARGER

	POWER	VOLTAGE	ACTIVE SCOPE	ROUTING	PAGE
SYSTEM	+12V	+12V	OFF IN S3-S5	PLANE	41
	-12V	-12V	OFF IN S3-S5	TRACE 20 MIL	41
	+5V	+5V	OFF IN S3-S5	PLANE	41
	+3.3V	+3.3V	OFF IN S3-S5	PLANE	41
	+5VALW	+5V	S0-S5	PLANE/ 50 MIL	41
	+3.3VALW	+3.3V	S0-S5	TRACE 30 MIL	41
	+1.8VALW	+2.5V	S0-S5	TRACE 30 MIL	21
	+5V_DUAL	+5V	S0-S5	PLANE/ 100 MIL	41
	+3.3V_DUAL	+3.3V	S0-S5	PLANE/ 50 MIL	41
CPU	VCCCORE	VID[0..6]	OFF IN S3-S5	PLANE+COPER	37
	VCCP	+1.05V	OFF IN S3-S5	PLANE+COPER	38
	VCCA	+1.5V	OFF IN S3-S5	TRACE 20 MIL	38
RC485 NB	VCC_NB	+1.2V/1.0V	OFF IN S3-S5	PLANE+COPER	39
	VDD_CPU	+1.05V	OFF IN S3-S5	PLANE+COPER	38
	VDD_MEM	+1.8V	S0-S3	PLANE+COPER	40
	VDD18	+1.8V	OFF IN S3-S5	TRACE 20 MIL	12
	VDDA18	+1.8V	OFF IN S3-S5	COPPER	12
	VDDA12	+1.2V	OFF IN S3-S5	PLANE+COPPER	12
	AVDD	+3.3V	OFF IN S3-S5	TRACE 20 MIL	11
	AVDDQ	+1.8V	OFF IN S3-S5	TRACE 20 MIL	11
	PLVDD	+1.8V	OFF IN S3-S5	TRACE 20 MIL	11
	LPVDD	+1.8V	OFF IN S3-S5	TRACE 20 MIL	11
	LVDDR	+1.8V	OFF IN S3-S5	TRACE 30 MIL	11
	VDDR3	+3.3V	OFF IN S3-S5	TRACE 30 MIL	11
	VTT_DDR	+0.9V	OFF IN S3-S5	COPPER	40
	VDD_CLK	+3.3V	OFF IN S3-S5	COPPER	14
SB460 SB	+3.3V_SB	+3.3V	OFF IN S3-S5	PLANE	21
	+1.8V_SB	+1.8V	OFF IN S3-S5	PLANE	21
	+3.3VALW_SB	+3.3V	S0-S5	PLANE	21
	+1.8VALW_SB	+1.8V	S0-S5	PLANE	21
	+1.8V_SUB_PHY	+1.8V	S0-S5	TRACE 30 MIL	21
	AVDD_CK	+1.8V	OFF IN S3-S5	TRACE 10 MIL	21
	V5_REF	+5V	OFF IN S3-S5	TRACE 10 MIL	21
	CPU-PWR	+1.05V	OFF IN S3-S5	TRACE 20 MIL	21
	PCIE_PVDD	+1.8V	OFF IN S3-S5	TRACE 20 MIL	18
	PCIE_VDDR	+1.8V	OFF IN S3-S5	PLANE+COPER	18
	+1.8V_ATA	+1.8V	OFF IN S3-S5	PLANE	20
	PLLVDATA	+1.8V	OFF IN S3-S5	TRACE 20 MIL	20
	XTLVDD_ATA	+1.8V	OFF IN S3-S5	TRACE 20 MIL	20
	AVDD_USB_TX	+1.8V	S0-S5	PLANE+COPER	19
	AVDD_USB_RX	+1.8V	S0-S5	PLANE+COPER	19
	+3.3V_AVDDC	+3.3V	S0-S5	TRACE 20 MIL	19
	V_BAT	+3.0V	--	TRACE 10 MIL	18

BONEFISH POWER UP SEQUENCE





PROJECT : ED5
Quanta Computer Inc.




PROCESSOR HYPERTRANSPORT INTERFACE


VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



Athlon64 S1
Processor Socket




LAYOUT: Place bypass cap on topside of board
NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
PLACE CLOSE TO VLDT0 POWER PINS




PROJECT : ED5
Quanta Computer Inc.

Size	Document Number	Rev
	ATHLON64 HT I/F	1A
Date:	Monday, April 10, 2006	Sheet 3 of 34


VDD VTT SUS CPU IS CONNECTED TO THE VDD VTT SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE















PLACE THEM CLOSE TO
CPU WITHIN 1"






Processor DDR2 Memory Interface







ATHLON Control and Debug















PROJECT : ED5
Quanta Computer Inc.






$I_{oh} = 5 * I_{ref}$
 (2.32mA)
 $V_{oh} = 0.71V @ 60\ ohm$

FS2	FS1	FS0	CPU	SRCCLK [2:1]	HIT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation


Check AMD clock

```
CLKREQA# CONTROL SRC5,6,7
CLKREQB# CONTROL SRC2,3,4
CLKREQC# CONTROL SRC0,1
```


SATA Power



SATA clock Option



D3A:R161 When PATA mount CS00002JB38
SATA And Osc mount CS04992FB31

SB-3

SB460 SB 27x27mm

Part 2 of 4


SERIAL ATA

ATA 66/100

SERIAL ATA POWER

SPI ROM


HW MONITOR




SB4600 SB 27x27mm

Part 3 of 4

POWER




Edison-11/01--Change to SB460



REQUIRED STRAPS


	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6	PCLK_MINI	PCLK_591
PULL HIGH	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8	PCI_CLK0	PCI_CLK1
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4	ROM TYPE: H, H = PCI ROM H, L = LPC TYPE I ROM L, H = LPC TYPE II ROM L, L = FWH ROM NOTE: FOR SB460, PCICLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCICLK[1:0]	

D3A:BOM change. R247: Stuff, R259: Un-stuff. Disable USB PHY POWERDOWN.



	AUTO_ON#	SB_SPDIF_OUT	PCLK_PCM	PCLK_SIO	PCLK_LAN	LFRAME#
PULL HIGH	ACPWRON	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK5	LFRAME#
PULL LOW	MANUAL PWR ON DEFAULT	SIO 24MHz	XTAL MODE NOT SUPPORTED	USB PHY POWERDOWN DISABLE DEFAULT	PCIE_CM_SET LOW DEFAULT	ENABLE THERMTRIP# DEFAULT

BIOS ENABLE AFTER STARTUP



DEBUG STRAPS

	PDDACK#	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	Reserved	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved
PULL LOW	USE SHORT RESET		USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	




PROJECT : ED5
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	SB460M STRAPS	
Date: Monday, April 10, 2006	Sheet 17 of 34	

SB-4

ID Select : AD20
Interrupt Pin : INTG# , INTF#
Request Indicate : REQ2#
Grant Indicate : GNT2#

DEBUG PURPOSE ONLY



MPC




PROJECT : ED5
Quanta Computer Inc.


Size	Document Number	Rev
	MINI PCI CONNECTOR (DEBUG ONLY)	1A
Date:	Monday, April 10, 2006	Sheet 18 of 34

TV MINI CARD

PRODUCT NAME: MINI DVBT
MFR NAME: A300




WLAN MINI CARD




MINI CARD

CRT






TV



CRT, LVDS, TV, DSC


LVDS & DSC




PROJECT : ED5
Quanta Computer Inc.

Size	Document Number	Rev
	VGA Ports, LID, S-VIDEO, DSC	1A
Date:	Monday, April 10, 2006	Sheet 20 of 34


PATA HDD



PATA ODD




When SATA, Un-stuff R293 and stuff R294
Reserve Slave for PATA
Reserve Master for SATA



DISK AND HOLE

SATA HDD




SPURCE AND CAP. COME FROM PATA HDD

For First build ,If next build no use remove from BOM.


PROJECT : ED5
Quanta Computer Inc.

Size	Document Number	Rev
	HDD & CDROM , HOLES	2A
Date:	Monday, April 10, 2006	Sheet 21 of 34


USB POWER SUPPLY




BLUETOOTH



USB I/O CONNECTORS




USB BAORD WIRE CONNECTOR




USB, BT, USB/B COONECTOR

RTL8111B-GR




POWER SUPPLY




LAN


TRANSFORMER RJ45 CONNECTOR



EEPROM




RJ11



PCI8402 PCI I/F


ID Select : AD17
Interrupt Pin : INTE#, INTG#, INTH#
Request Indicate : REQ3#
Grant Indicate : GNT3#

AD17 R405 150/F 4 PCM IDSEL




PCLK_PCM R397 22 4 PCLK_PCM R C499 10p 4
CLK48_PCM R399 22 4 CLK48_PCM R C501 10p 4

IEEE1394 EEPROM




IEEE1394 & NEW CARD




NEW CARD



NEW CARD HEADER: DFHD26MR074 (13081-1)
NEW CARD EJECTER: FBZF1026019 (130851-3)



NEW CARD'S POWER SWITCH




CPPE# : (Internal Pull Up , active low when card support PCIE)
CPUSB# : (Internal Pull Up , active low when card support USB)
SHDN# : (Internal Pull Up)




PROJECT : ED5
Quanta Computer Inc.

Size	Document Number	Rev
	PCIB402-1 & NEW CARD	2A
Date:	Monday, April 10, 2006	Sheet 24 of 34


PCI8402 I/F OF 1394 & CARD READER



MEMORY CARD READE POWER CONTROL (IC SOLUTION FOR C-TEST)




5 IN 1 MEMORY CARD READER




Support :

MMC
SD
Memory Stick
Memory Stick Pro
xD



MEMORY CARD READE POWER CONTROL



MEMORY CARD READE LED INDICATE



IEEE1394 CONNECTOR



PROJECT : ED5
Quanta Computer Inc.

Size	Document Number	Rev
	PCI8402-2 (1394 & 5 IN 1)	2A
Date:	Monday, April 10, 2006	Sheet 25 of 34


IEEE1394 & CARD REDER

AUDIO AMP. & JACK






Page 10





I/O Address		
BADDR1-0	Index	Data
0 0	2E	2F
0 1	4E	4F
1 0	(HCFGBAH, HCFGBAL)	(HCFGBAH, HCFGBAL) + 1
1 1	Reserved	




BIU configuration should match flash speed used

FWH


EC & FLASH ROM

DIRECTLY 50 mS
HWPG_591 ==> NB_PWRGD ==> EC_PWRGD
NORTH BRIDGE SOUTH BRIDGE


INT K/B




QCI P/N
IT IS NOT GREEN PART




ECN 2A
BOM CHANGE
CHANGE TO 560OHM



TPM




TPD



D3A: change CN9 P/N, and
changed FootPrint


SWITCH



PROJECT : ED5
Quanta Computer Inc.

Size	Document Number	Rev
	T/P,FAN,SWITCH,LED,K/B	2A
Date:	Monday, April 10, 2006	Sheet 29 of 34

KBC




HDD & ODD IN THE SAME LED


BYPASS FOR PATA-HDD AND PATA-ODD. (NO SATA)

LED

MSIC.






Orange Forward Voltage 2.0~2.4
Blue Forward Voltage 3.4~3.8
DC Forward Current 20mA





PROJECT : ED5
Quanta Computer Inc.


Size	Document Number	Rev
	CPU CORE MAX8760	2A
Date:	Monday, April 10, 2006	Sheet 30 of 34




D3A:Remove Jump



$$V_{OUT} = (1 + \frac{PR82}{PR81}) * 1.5$$



$$\begin{aligned} V_{out} &= 1.25 (1 + R1/R2) \\ &= 1.25 (1 + 44K/100K) \\ &= 1.8V \end{aligned}$$



FDS6900AS Rds on = 15mOhm
 FDS6690AS Rds on = 28mOhm
 ILOAD * Rds on * 10 = ILIM
 ILIM3 = 0.9V Current limit 6A
 ILIM5 = 1.97V Current limit 7A

Change PR76 from P/N: CS31003P949 to P/N: CS41273F915
 Change PR82 from P/N: CS31003P949 to P/N: CS21213F914

Change PR82 from P/N: CS31003P949 to P/N: CS21213F914

Change PU9 from P/N: AL001999W16 to P/N: AL008734W18.

Change PL8 from P/N: DC-15A00010 to P/N: CV-2575M202.
 Change PC85 from P/N: CH7331M8834 to P/N: CH73301M8L9.

