


PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : SGND1
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : IN3
- LAYER 7 : SGND2
- LAYER 8 : BOT

TW3A- DESIGN

1



PCI ROUTING TABLE	IDSEL	INTERRUPT	DEVICE
REQ2# / GNT2#	AD17	INTC#, INTD#	TI 7402



PROJECT : TW3
Quanta Computer Inc.


Size	Document Number	Rev
	Block Diagram	B1A
Date:	Thursday, March 09, 2006	Sheet 1 of 47

Board Stack up Description


PCB Layers

Layer 1		TOP(Component,Other)
Layer 2		Ground Plane
Layer 3		IN1
Layer 4		IN2
Layer 5		Power Plane
Layer 6		IN3
Layer 7		Ground Plane
Layer 8		BOTTOM

Power On Sequencing Timing Diagram



Dothan Power-up Timing Specifications




T_a =VCC and VCCP assertion to VID[5:0] valid
 T_b =VID[5:0] stable to VCC valid
 T_c =BCLK stable to PWRGOOD assertion
 T_d =PWRGOOD to RESET# de-assertion time
 T_e =VCC,boot valid to PWRGOOD assertion time

Voltage Rails

Voltage Rails	ON S0-S2	ON S3	ON S4	ON S5	Control signal
VCC_CORE Core voltage for Processor	X				VR_ON 0.726V-0.94V
VCCP Core voltage for CPU / NB	X				VR_ON
SMDDR_VTERM0.9V for DDR2 Termination voltage	X				MAINON
RVCC1.5	X	X	X		RVCC_ON
RVCC3	X	X	X		RVCCD
VCC1.5	X				MAIND
VCC2.5	X				MAINON
VCC3	X				MAIND
VCC5	X				MAIND
1.8VSUS	X	X			SUSON
3VSUS	X	X			SUSD
5VSUS	X	X			SUSD
3VPCU	X	X	X	X	VL
5VPCU	X	X	X	X	VL
9VPCU	X	X	X	X	5VPCU

ACIN POWER ON TIMING




Voltage Rails	ON S0-S1	ON S3	ON S4	ON S5	Control signal
VCC_CORE Core voltage for Processor	X				VRON
GMCH_VTT Core voltage for GMCH 1.05V	X				MAINON
SMDDR_VTERM 0.9V for DDR II Termination voltage	X				MAINON
SMDDR_VREF 0.9V for DDR II Reference Voltage	X				MAINON
GMCH 1.5V	X				MAINON
1.8VSUS 1.8V for DDR II voltage	X	X			SUSON
2.5V	X				MAINON
3VPCU	X	X	X	X	VL
5VSUS	X	X			SUSON
3V	X				MAINON
5VPCU	X	X	X	X	VL
5VSUS	X	X			SUSON
3V	X				MAINON

PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
PCI#402	AD17	REQ2# / GNT2#	PIRQ C/D


FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33


Place these termination to close CK410M. Cause those Pin-out is for Current-Mode.




Tie to VCC (Logic 1) is for ITP using.
Tie to GND (Logic 0) is for PCIE using.

Place these termination to close CK410M. Cause those Pin-out is for Current-Mode.













PROJECT : TW3
Quanta Computer Inc.

Size	Document Number	Rev
	Calistoga_A(Host)	B1A
Date:	Thursday, March 09, 2006	Sheet 6 of 47









U32J		
AC41	VSS_0	VSS_97
AA41	VSS_1	VSS_98
WA11	VSS_2	VSS_99
TA11	VSS_3	VSS_100
PA11	VSS_4	VSS_101
MA11	VSS_5	VSS_102
JA11	VSS_6	VSS_103
FA11	VSS_7	VSS_104
AV40	VSS_8	VSS_105
AP40	VSS_9	VSS_106
AN40	VSS_10	VSS_107
AK40	VSS_11	VSS_108
AJ40	VSS_12	VSS_109
AH40	VSS_13	VSS_110
AG40	VSS_14	VSS_111
AF40	VSS_15	VSS_112
AE40	VSS_16	VSS_113
BA0	VSS_17	VSS_114
AY39	VSS_18	VSS_115
AW39	VSS_19	VSS_116
AV39	VSS_20	VSS_117
AR39	VSS_21	VSS_118
AN39	VSS_22	VSS_119
AJ39	VSS_23	VSS_120
AC39	VSS_24	VSS_121
AB39	VSS_25	VSS_122
AA39	VSS_26	VSS_123
Y39	VSS_27	VSS_124
W39	VSS_28	VSS_125
V39	VSS_29	VSS_126
T39	VSS_30	VSS_127
R39	VSS_31	VSS_128
P39	VSS_32	VSS_129
N39	VSS_33	VSS_130
M39	VSS_34	VSS_131
L39	VSS_35	VSS_132
J39	VSS_36	VSS_133
H39	VSS_37	VSS_134
G39	VSS_38	VSS_135
F39	VSS_39	VSS_136
D39	VSS_40	VSS_137
AT38	VSS_41	VSS_138
AM38	VSS_42	VSS_139
AH38	VSS_43	VSS_140
AG38	VSS_44	VSS_141
AE38	VSS_45	VSS_142
AE38	VSS_46	VSS_143
C38	VSS_47	VSS_144
AK37	VSS_48	VSS_145
AH37	VSS_49	VSS_146
AB37	VSS_50	VSS_147
AA37	VSS_51	VSS_148
Y37	VSS_52	VSS_149
W37	VSS_53	VSS_150
V37	VSS_54	VSS_151
T37	VSS_55	VSS_152
R37	VSS_56	VSS_153
P37	VSS_57	VSS_154
N37	VSS_58	VSS_155
M37	VSS_59	VSS_156
L37	VSS_60	VSS_157
J37	VSS_61	VSS_158
H37	VSS_62	VSS_159
G37	VSS_63	VSS_160
F37	VSS_64	VSS_161
D37	VSS_65	VSS_162
AY36	VSS_66	VSS_163
AW36	VSS_67	VSS_164
AN36	VSS_68	VSS_165
AH36	VSS_69	VSS_166
AG36	VSS_70	VSS_167
AF36	VSS_71	VSS_168
AE36	VSS_72	VSS_169
AC36	VSS_73	VSS_170
C36	VSS_74	VSS_171
B36	VSS_75	VSS_172
BA35	VSS_76	VSS_173
AV35	VSS_77	VSS_174
AR35	VSS_78	VSS_175
AH35	VSS_79	VSS_176
AB35	VSS_80	VSS_177
AA35	VSS_81	VSS_178
Y35	VSS_82	VSS_179
W35	VSS_83	
V35	VSS_84	
T35	VSS_85	
R35	VSS_86	
P35	VSS_87	
N35	VSS_88	
M35	VSS_89	
L35	VSS_90	
J35	VSS_91	
H35	VSS_92	
G35	VSS_93	
F35	VSS_94	
D35	VSS_95	
AN34	VSS_96	


VSS



U32J		
AT23	VSS_180	VSS_273
AN23	VSS_181	VSS_274
AM23	VSS_182	VSS_275
AH23	VSS_183	VSS_276
AC23	VSS_184	VSS_277
W23	VSS_185	VSS_278
K23	VSS_186	VSS_279
J23	VSS_187	VSS_280
E23	VSS_188	VSS_281
C23	VSS_189	VSS_282
AA22	VSS_190	VSS_283
K22	VSS_191	VSS_284
G22	VSS_192	VSS_285
F22	VSS_193	VSS_286
E22	VSS_194	VSS_287
D22	VSS_195	VSS_288
A22	VSS_196	VSS_289
BA21	VSS_197	VSS_290
AV21	VSS_198	VSS_291
AR21	VSS_199	VSS_292
AN21	VSS_200	VSS_293
AI21	VSS_201	VSS_294
AB21	VSS_202	VSS_295
Y21	VSS_203	VSS_296
P21	VSS_204	VSS_297
K21	VSS_205	VSS_298
J21	VSS_206	VSS_299
H21	VSS_207	VSS_300
C21	VSS_208	VSS_301
AW20	VSS_209	VSS_302
AR20	VSS_210	VSS_303
AM20	VSS_211	VSS_304
AA20	VSS_212	VSS_305
K20	VSS_213	VSS_306
B20	VSS_214	VSS_307
A20	VSS_215	VSS_308
AN19	VSS_216	VSS_309
AC19	VSS_217	VSS_310
W19	VSS_218	VSS_311
K19	VSS_219	VSS_312
G19	VSS_220	VSS_313
C19	VSS_221	VSS_314
AH18	VSS_222	VSS_315
P18	VSS_223	VSS_316
H18	VSS_224	VSS_317
D18	VSS_225	VSS_318
B29	VSS_226	VSS_319
AY17	VSS_227	VSS_320
AR17	VSS_228	VSS_321
AP17	VSS_229	VSS_322
AM17	VSS_230	VSS_323
AK17	VSS_231	VSS_324
AV16	VSS_232	VSS_325
AN16	VSS_233	VSS_326
AL16	VSS_234	VSS_327
J16	VSS_235	VSS_328
F16	VSS_236	VSS_329
C16	VSS_237	VSS_330
AN15	VSS_238	VSS_331
AM15	VSS_239	VSS_332
AK15	VSS_240	VSS_333
N15	VSS_241	VSS_334
M15	VSS_242	VSS_335
L15	VSS_243	VSS_336
B15	VSS_244	VSS_337
A15	VSS_245	VSS_338
BA14	VSS_246	VSS_339
AT14	VSS_247	VSS_340
AK14	VSS_248	VSS_341
AD14	VSS_249	VSS_342
AA14	VSS_250	VSS_343
UI14	VSS_251	VSS_344
K14	VSS_252	VSS_345
H14	VSS_253	VSS_346
A25	VSS_254	VSS_347
AV13	VSS_255	VSS_348
AR13	VSS_256	VSS_349
AN13	VSS_257	VSS_350
AM13	VSS_258	VSS_351
AL13	VSS_259	VSS_352
AG13	VSS_260	VSS_353
P13	VSS_261	VSS_354
F13	VSS_262	VSS_355
D13	VSS_263	VSS_356
B13	VSS_264	VSS_357
AV12	VSS_265	VSS_358
AC12	VSS_266	VSS_359
K12	VSS_267	VSS_360
H12	VSS_268	
E12	VSS_269	
AD11	VSS_270	
AA11	VSS_271	
Y11	VSS_272	

VSS


945PM

RTC






	STRAP	GNT5# R1	GNT4# R2
LPC (default)	11	UNSTUFF	UNSTUFF
PCI	10	UNSTUFF	STUFF
SPI	01	STUFF	UNSTUFF




Don't connect to PCI device / Express card





PM_EXTTS#1 7 CKL :100Kohm PD

GPI025 /Suspend rail is a HW strap , don't pull down .




Board ID	Function
ID [1:0]	00: TW3 01: DW1
ID2	0: SATA HDD 1: PATA HDD
ID3	Reserve
ID4	0: No docking. 1: w/ docking






DDRII DUAL CHANNEL A,B.


DDRII A CHANNEL





DDRII B CHANNEL



Layout note: Place one cap close to every 2 pullup resistors terminated to SMDRR_VTERM







FB_CMD[0..26] 21
FBD[0..63] 21
FBDQM[0..7] 21
FBDQS[0..7] 21
FBDQS#[0..7] 21

FBD0 A26
FBD1 C24
FBD2 B24
FBD3 A24
FBD4 C22
FBD5 A25
FBD6 B25
FBD7 D23
FBD8 G22
FBD9 J23
FBD10 E24
FBD11 F23
FBD12 J24
FBD13 F24
FBD14 G23
FBD15 H24
FBD16 D16
FBD17 E16
FBD18 D17
FBD19 F18
FBD20 E19
FBD21 F18
FBD22 D20
FBD23 D19
FBD24 A18
FBD25 B18
FBD26 A19
FBD27 B19
FBD28 D18
FBD29 C19
FBD30 C16
FBD31 C18
FBD32 N25
FBD33 N25
FBD34 R25
FBD35 R26
FBD36 R27
FBD37 T25
FBD38 T27
FBD39 T26
FBD40 AB23
FBD41 V24
FBD42 AB24
FBD43 AB22
FBD44 AC24
FBD45 AC22
FBD46 AA23
FBD47 AA22
FBD48 T24
FBD49 T23
FBD50 R24
FBD51 R23
FBD52 R22
FBD53 T22
FBD54 N23
FBD55 P24
FBD56 AA24
FBD57 AA27
FBD58 AB25
FBD59 AB26
FBD60 AB27
FBD61 AB27
FBD62 AA25
FBD63 W25

U31C Part 3 of 4
FB_DQ0
FB_DQ1
FB_DQ2
FB_DQ3
FB_DQ4
FB_DQ5
FB_DQ6
FB_DQ7
FB_DQ8
FB_DQ9
FB_DQ10
FB_DQ11
FB_DQ12
FB_DQ13
FB_DQ14
FB_DQ15
FB_DQ16
FB_DQ17
FB_DQ18
FB_DQ19
FB_DQ20
FB_DQ21
FB_DQ22
FB_DQ23
FB_DQ24
FB_DQ25
FB_DQ26
FB_DQ27
FB_DQ28
FB_DQ29
FB_DQ30
FB_DQ31
FB_DQ32
FB_DQ33
FB_DQ34
FB_DQ35
FB_DQ36
FB_DQ37
FB_DQ38
FB_DQ39
FB_DQ40
FB_DQ41
FB_DQ42
FB_DQ43
FB_DQ44
FB_DQ45
FB_DQ46
FB_DQ47
FB_DQ48
FB_DQ49
FB_DQ50
FB_DQ51
FB_DQ52
FB_DQ53
FB_DQ54
FB_DQ55
FB_DQ56
FB_DQ57
FB_DQ58
FB_DQ59
FB_DQ60
FB_DQ61
FB_DQ62
FB_DQ63

MEMORY INTERFACE

FB_CMD0 G27
FB_CMD1 D25
FB_CMD2 F26
FB_CMD3 E25
FB_CMD4 G25
FB_CMD5 J25
FB_CMD6 J27
FB_CMD7 M26
FB_CMD8 C27
FB_CMD9 C25
FB_CMD10 D24
FB_CMD11 N27
FB_CMD12 G24
FB_CMD13 J26
FB_CMD14 M27
FB_CMD15 C26
FB_CMD16 M25
FB_CMD17 D28
FB_CMD18 D27
FB_CMD19 K26
FB_CMD20 K25
FB_CMD21 K24
FB_CMD22 F27
FB_CMD23 K27
FB_CMD24 G26
FB_CMD25 B27
FB_CMD26 N24

FB_DQM0 D21
FB_DQM1 F22
FB_DQM2 E20
FB_DQM3 A21
FB_DQM4 V27
FB_DQM5 W22
FB_DQM6 V22
FB_DQM7 V24
FB_DQS_RN0 A22
FB_DQS_RN1 E22
FB_DQS_RN2 J21
FB_DQS_RN3 J21
FB_DQS_RN4 V26
FB_DQS_RN5 W23
FB_DQS_RN6 V23
FB_DQS_RN7 W27
FB_DQS_WP0 B22
FB_DQS_WP1 D22
FB_DQS_WP2 E21
FB_DQS_WP3 C21
FB_DQS_WP4 V25
FB_DQS_WP5 W24
FB_DQS_WP6 U24
FB_DQS_WP7 W26

FBVTT_01 E15
FBVTT_02 E15
FBVTT_03 J17
FBVTT_04 J18
FBVTT_05 L19
FBVTT_06 L19
FBVTT_07 N19
FBVTT_08 R19
FBVTT_09 U19
FBVTT_10 W19



FBVDDQ_01 F17
FBVDDQ_02 F19
FBVDDQ_03 J19
FBVDDQ_04 M19
FBVDDQ_05 J22
FBVDDQ_06 L22
FBVDDQ_07 P22
FBVDDQ_08 U22
FBVDDQ_09 Y22
FBVDDQ_10 Y22

FBCAL_PD_VDDQ D15
FBCAL_PU_GND E13
FBCAL_TERM_GND H22


FB_CMD0 G27
FB_CMD1 D25
FB_CMD2 F26
FB_CMD3 E25
FB_CMD4 G25
FB_CMD5 J25
FB_CMD6 J27
FB_CMD7 M26
FB_CMD8 C27
FB_CMD9 C25
FB_CMD10 D24
FB_CMD11 N27
FB_CMD12 G24
FB_CMD13 J26
FB_CMD14 M27
FB_CMD15 C26
FB_CMD16 M25
FB_CMD17 D28
FB_CMD18 D27
FB_CMD19 K26
FB_CMD20 K25
FB_CMD21 K24
FB_CMD22 F27
FB_CMD23 K27
FB_CMD24 G26
FB_CMD25 B27
FB_CMD26 N24
FB_DQM0 D21
FB_DQM1 F22
FB_DQM2 E20
FB_DQM3 A21
FB_DQM4 V27
FB_DQM5 W22
FB_DQM6 V22
FB_DQM7 V24
FB_DQS_RN0 A22
FB_DQS_RN1 E22
FB_DQS_RN2 J21
FB_DQS_RN3 J21
FB_DQS_RN4 V26
FB_DQS_RN5 W23
FB_DQS_RN6 V23
FB_DQS_RN7 W27
FB_DQS_WP0 B22
FB_DQS_WP1 D22
FB_DQS_WP2 E21
FB_DQS_WP3 C21
FB_DQS_WP4 V25
FB_DQS_WP5 W24
FB_DQS_WP6 U24
FB_DQS_WP7 W26
FBVTT_01 E15
FBVTT_02 E15
FBVTT_03 J17
FBVTT_04 J18
FBVTT_05 L19
FBVTT_06 L19
FBVTT_07 N19
FBVTT_08 R19
FBVTT_09 U19
FBVTT_10 W19
FBVDDQ_01 F17
FBVDDQ_02 F19
FBVDDQ_03 J19
FBVDDQ_04 M19
FBVDDQ_05 J22
FBVDDQ_06 L22
FBVDDQ_07 P22
FBVDDQ_08 U22
FBVDDQ_09 Y22
FBVDDQ_10 Y22
FBCAL_PD_VDDQ D15
FBCAL_PU_GND E13
FBCAL_TERM_GND H22




U31D Part 4 of 4
GND_01
GND_02
GND_03
GND_04
GND_05
GND_06
GND_07
GND_08
GND_09
GND_10
GND_11
GND_12
GND_13
GND_14
GND_15
GND_16
GND_17
GND_18
GND_19
GND_20
GND_21
GND_22
GND_23
GND_24
GND_25
GND_26
GND_27
GND_28
GND_29
GND_30
GND_31
GND_32
GND_33
GND_34
GND_35
GND_36
GND_37
GND_38
GND_39
GND_40
GND_41
GND_42
GND_43
GND_44
GND_45
GND_46
GND_47
GND_48
GND_49
GND_50
GND_51
GND_52
GND_53
GND_54
GND_55
GND_56
GND_57
GND_58
GND_59
GND_60
GND_61
GND_62
GND_63
GND_64
GND_65
GND_66
GND_67
GND_68
GND_69
GND_70
GND_71
GND_72
GND_73
GND_74
GND_75
GND_76
GND_77
GND_78
GND_79
GND_80
GND_81
GND_82
GND_83
GND_84
GND_85
GND_86
GND_87
GND_88
GND_89
GND_90
GND_91
GND_92
GND_93
GND_94
P14
R14
U14
W14
AC14
AD14
N15
P15
R15
AF15
N16
P16
R16
G17
AD16
B17
E17
L17
P17
U17
AD17
G17
AF18
K19
P19
V19
AD19
B20
E20
G20
AD20
AE21
B23
E23
H23
L23
P23
U23
V23
AC23
AE23
B26
E26
H26
L26
P26
U26
V26
AC26
AE26



20









PLACE BELOW GPU









SEL	FUNCTION(COM)
LOW	IN_B0
HIGH	IN_B1

1Mbits


C: Add 9 X GND Pad for LAN controller.
(20050411)

C: Add these GND pin for via hole to GND Plane.


C: Add RC (R37 change to 200K, Add C101) delay to control LOM DISABLE#. (20050411)

C: Reserve R36. Change
LANRST# to PCIRST# source
from MB option
modify.(2005/04/11)




DELAY PIN10 AT LEAST 150ms




0804 REDUCING THE LANVCC NOISE




GigaLAN transformer






C:Change U1 from G528 to TPS2061




HDD,SATA Led




Power Led


Battery Led




Wireless Led



Card reader Led




USB Port



Left

Right


For Bottom Board




PROJECT : TW3


Quanta Computer Inc.

Size	Document Number	Rev
	USB,LED,Bottom/B	B1A
Date:	Thursday, March 09, 2006	Sheet 26 of 47







Supporting MMC/SD/MS Card
Molex P/N: DEHD23MS0B6




SATA HDD

PATA HDD

29




ODD




FOR PATA HDD


CN19	NI
C730	NI
C729	NI
CN18	HDD CON
R517	NI
Q25	2N7002
Q26	2N7002
R513	10K
R512	0
R168	470



0816a

**HEADPHONE OUT/SPDIF**


Check
Normal OPEN
for pin4/5.



Revision History		
REV	Description	Date
0	Initial Release	April 26, 2005



30 DIBN_HS
30 DIBP_HS

DIBN_HS
DIBP_HS




PCI-E Mini Card


Need one more wireless LED /mini card on MB ?
currently , No LED here






BLUETOOTH CONNECTOR




NEWCARD (PCIEXPRESS*1 + USB*1)



KeyBoard Interface







TOUCH PAD




PROJECT : TW3
Quanta Computer Inc.

CABLE DOCKING CONNECTOR

35






Should have a 0.1uF capacitor close to every GND-VCC pair + one larger cap on the supply.

ENV1	R433	10K
BADDR0	R434	10K
BADDR1	R435	10K 4 NC
SHBM	R436	10K


Index	Data
0	2E
1	4E
2	4F
3	Reserved


FLASH 8Mbit (1M Byte), NO PLCC TYPE


AMD : Pin 10 is RESET# ; Pin12 is RY/BY#
 SST : Pin10,12 are NC



- 1.AMD-29LV081B require MAX 500ns Tready for it's hardware reset.And MAX6326.UR2 has >100ms reset timing.So we can tie it's reset# pin to +3VALW directly.
- 2.SIO has internal 20 mS delay of VCC1_PWROK











AO4422: $I_d = 11A$, $R_{ds(on)} = 24m\ \Omega$, $Q_g = 19.8nC$
 FDS6676S: $I_d = 14.5A$, $R_{ds(on)} = 7.25m\ \Omega$, $Q_g = 43\ nC$





+1.2V_VPCIE

1.2V/ 2A

PU7 APL5331

VIN VOUT

VCNTL NC

PR148 20K

PR147 NC


PR149


VCNTL 1.2VA



+1.8V_VRUN

+1.2V_GFX_PCIE

Iout_max = 13.4A







MODEL	REV	CHANGE LIST				Model	TW3 M/B									
		Page	Description			Page	From	To								
TW3A	B to 1223	Page 29	Change R472 to NI for SATA,install for PATA to solve sometimes ODD can't be detected and slow boot..			1	1A									
		Page 33	Add R481,R480 to solve WLAN LED light leakage.			2	1A									
		Page 3	Change R177 to install and pull low to set VGA clock to 100MHz.			3	1A									
		Page 19	Change R345 to install to solve back light can't enable.			4	1A									
		Page 29	Change R245 to NI for SATA,install for PATA.			5	1A									
		Page 14	Add R482,R483 for CRT/DVI option.			6	1A									
		Page 24	Change C645 to 10uF for LAN 1.2V per Marvell recommendation.			7	1A									
		Page 19	R377 to install,R362,R364,R365 to NI. (Set default to G72M)			8	1A									
		Page 30	3V_DVDD connect to +3VSUS to solve WOR.			9	1A									
		Page 32	Change MQ1,MQ2,MQ3,MQ4 to BA000420Z07 to solve MODEM low performance.			10	1A									
	1223 to 1224	Page 37	Delete short pad.			11	1A									
		Page 38	Delete short pad.PC92 change to install.			12	1A									
		Page 39	Delete short pad.			13	1A									
		Page 41	Delete short pad.			14	1A									
		Page 42	Delete short pad.PR45,PR150 change to 75K(CS37502FB04).			15	1A									
		Page 43	Delete short pad.			16	1A									
		Page 5	R19 change to NI for solving power-on shutdown.			17	1A									
		Page 34	HOLE,3,HOLE4,HOLE7,HOLE8 change to MBRW1003011.			18	1A									
		Page 40	PR110 change to CS+0158JL11.PR132 change to 24.9K.			19	1A									
		Page 37	PC34,PC113,PC114,PC129 change to CH733RM8831.			20	1A									
	1223 to 1226	Page 23	F1 change to DK100TPU028.			21	1A									
		Page 33	Q17 change to install for BT LED control.			22	1A									
		Page 34	Change CN4 footprint to "afn250-a2g1t-25p-l" for SMT issue.			23	1A									
		Page 26	Change CN1.4 connection to RF_LED.			24	1A									
		Page 33	Add NET RF_LED.			25	1A									
		Page 36	Delete NET TUCHLED.			26	1A									
		Page 31	Change C541,C546 to X7R for audio precision.			27	1A									
						28	1A									
						29	1A									
						30	1A									
	1226 to 1227	Page 38	Change PC93,PD9,PC168 to install. Delete NET 10V.			31	1A									
		Page 41	Change NET 10V to +15V_SUS.			32	1A									
		Page 26	LED2,LED3 change to dual color type(cost down and unify brightness and color).			33	1A									
		Page 12	Reserve C784 on THERMTRIP for ESD.			34	1A									
		Page 35	Reserve R497,R498,R499 for TW2 PR.			35	1A									
		Page 33	Delete RP45,RP46,R210 for layout problem.			36	1A									
		Page 33	Change CN23 to Molex (same as SW1). Add CN31 PCIE latch.			37	1A									
		Page 44	Add EMI spring B1,B2,B3.			38	1A									
		Page 32	Install MC8,MC9 for EMI.			39	1A									
		Page 12	Change C459 TO 22pF for EMI.			40	1A									
	1227 to 1228	Page 31	R479,R281,R295 change to install for EMI.			41	1A									
		Page 44	Add B4,C785,C786,C787 for EMI.			42	1A									
		Page 19	Reserve R504,R505,R506,R507 for DVI EMI.			43	1A									
		Page 3	Change Y1 P/N to BG614318081(CL=20pF) for solving system time delay issue.			44	1A									
		Page 23	Change C694,C701,C703 to NI for signal quality.			45	1A									
		Page 36	RN2 change to 4.7K for IIC signal quality.													
		Page 30	C528,C529 change to 1uF/10V X5R for audio precision.													
	1227 to 1230	Page 35	Add L60~L66,C788~C793 for EMI.													
		Page 26	Change CN9,CN12 P/N to DFHS04FRE80.													
		Page 36	Delete D13, add R508,R509,Q34 for PR leakage current. R454 change to 100K.													
					 PROJECT : TW3 Quanta Computer Inc. <table><tr><td>Size</td><td>Document Number</td><td>Rev</td></tr><tr><td colspan="2">Change List (B2A)</td><td>B1A</td></tr><tr><td>Date:</td><td>Thursday, March 09, 2006</td><td>Sheet 45 of 47</td></tr></table>			Size	Document Number	Rev	Change List (B2A)		B1A	Date:	Thursday, March 09, 2006	Sheet 45 of 47
Size	Document Number	Rev														
Change List (B2A)		B1A														
Date:	Thursday, March 09, 2006	Sheet 45 of 47														
PROJECT: TW3		PCBA NO.	REV: 2B	DOC. NO :												
APPROVED BY : Johnson Hsu		CHECK BY : Titan Chiang	DRAWING BY : Tony Huang	DATE :05/05/2005		SHEET 1										

MODEL	REV	CHANGE LIST		Model	TW3 M/B	
				Page	From	To
TW3A	1230 to 0102	Page	Description	1	1A	
				2	1A	
				3	1A	
				4	1A	
				5	1A	
				6	1A	
				7	1A	
				8	1A	
				9	1A	
				10	1A	
	0102 to 0103	Page	Description	11	1A	
				12	1A	
				13	1A	
				14	1A	
				15	1A	
				16	1A	
				17	1A	
				18	1A	
				19	1A	
				20	1A	
	0103 to 0105	Page	Description	21	1A	
				22	1A	
				23	1A	
				24	1A	
				25	1A	
				26	1A	
				27	1A	
				28	1A	
				29	1A	
				30	1A	
C1 TO C2	0105 to 0111	Page	Description	31	1A	
				32	1A	
				33	1A	
				34	1A	
				35	1A	
				36	1A	
				37	1A	
				38	1A	
				39	1A	
				40	1A	
	0111 to 0119	Page	Description	41	1A	
				42	1A	
				43	1A	
				44	1A	
				45	1A	
C2 TO C3	0119 to 0120	Page	Description			
	0120 to 0209A	Page	Description			
				 PROJECT : TW3 Quanta Computer Inc. SizeDocument NumberRev B1A Change List (B2A) Date: Thursday, March 09, 2006Sheet 46 of 47		
PROJECT: TW3		PCBA NO.	REV: 2B	DOC. NO :		
APPROVED BY : Johnson Hsu		CHECK BY : Titan Chiang	DRAWING BY : Tony Huang	DATE :05/05/2005	SHEET 1	

A. G72M to G72MV

1. change P/N to G72MV (AJ073000T14)
2. Set VGA core to 1.0V fix.
3. Change PCI_DEVID.

B. VRAM 128MB to 64MB

- 1.follow config table to set RAM_CFG.
- 2.Change VRAM P/N to HYNIX.
- 3.VRAMx2

C. LAN GIGA to 10/100.

- 1.Change LAN chip to 8038(AJ080380000).
- 2.Change Rset resistor.
- 3.Change transformer.

D. SATA to PATA

- 1.Set ODD to slave.
- 2.Set HDD to master.
3. Remove SATA conn.
4. Add PATA conn.
5. Change board ID to PATA.
6. Install resistor to connect ODD and HDD LED.
7. NI resistor of SATA LED.

E. docking to no docking.

- 1.Set board ID4 to low.

MODEL	REV	CHANGE LIST		Model	TW3 M/B					
				Page	From	To				
TW3A C2 to C3	0209 to 0222A	Page 23 Page 27 Page 31 Page 34 Page 42	(1)CN20 pin 12,15 change connect to DVI_DDCDAT,DVI_DDCCLK (In C1 was connect to DDCCLK2,DDCDAT2) (2)R150,R159,Q37,Q38,RP56 Change to install for DVI,CRT I2C,D1 change to NI (3) Change L67,L68,L69 P/N from CX8BB121002 to CX8BB470007 (4)Change C794,C795,C796 P/N from CH01806JB07 to CH01006JB08 (1)Change R208 pin1 contact to +3VRUN Change R208 P/N to CS31002JB28,C473 change to CH4102K1B03 ,D7 change to NI. (1)Change L50,L51,L52,L53 P/N from CS00003J951 to CX0HM121008 (2)Add C759,C760,C761,C762 to install (CH02206GB02) (1)RP47,RP48,RP49 change to CJ3100A8N21(meet Rohs) (1)Change PR147 to NI	1	1A					
				2	1A					
				3	1A					
				4	1A					
				5	1A					
				6	1A					
				7	1A					
				8	1A					
				9	1A					
				10	1A					
				11	1A					
				12	1A					
				13	1A					
				14	1A					
				15	1A					
				16	1A					
				17	1A					
				18	1A					
				19	1A					
				20	1A					
				21	1A					
				22	1A					
				23	1A					
				24	1A					
				25	1A					
				26	1A					
				27	1A					
				28	1A					
				29	1A					
				30	1A					
				31	1A					
				32	1A					
				33	1A					
				34	1A					
				35	1A					
				36	1A					
				37	1A					
				38	1A					
				39	1A					
				40	1A					
				41	1A					
				42	1A					
				43	1A					
				44	1A					
				45	1A					
				 PROJECT : TW3 Quanta Computer Inc. Size Document Number Rev B1A Change List (B2A) Date: Thursday, March 09, 2006 Sheet 47 of 48						
PROJECT: TW3		PCBA NO.	REV: 2B	DOC. NO :						
APPROVED BY : Johnson Hsu		CHECK BY : Titan Chiang	DRAWING BY : Tony Huang	DATE :05/05/2005		SHEET 1				