



CPU_CORE0 CPU CORE PCB STACK UP 01



ZK8 Power On Sequence



*Note: EC will sampling SUSB# & SUSC# every 5ms.

AMD SB710 SMBUS Table




	CLK GEN	RAM	Mini Card TV)	Mini-card(WL)	LAN
SB710 SDATA0/SCLK0(+3V)	V	V	V	V	V
SB710 SDATA1/SCLK1(+3V_S5)					
SB710 SDATA2/SCLK2(+3V_S5)					
Power	+3V	+3V	+3V	+3V	+3V (Atheros)
Reserve MOS ckt	V	X	V	V	X

BOM naming rule

Items	Function	BTO	Name	Description
1	CIR	v	CIR@	
2	HDMI port	v	HDM@	
3	HDMI transmitter	v	SI@	Silicon image SiI 1392/1932
4	HDMI-CEC	v	CEC@	Renesas R8C/1B
5	Discrete VGA		EV@	External VGA stuff
6	UMA		IV@	Internal VGA stuff
7	New Card		NEW@	
8	RJ11	v	MD@	Modem
9	RJ45-10/100		40@	Marvell 8040T(10/100)
10	RJ45-1000		55@	Marvell 8055(Giga)
11	Option for RJ45-10/100 and RJ45-1000		40@55@	Option for 8040/8055
12	TV	v	TV@	
13	Cardbus		CB@	
14	FM transmitter	v	FM@	
15	Mainstream ID LED		MID@	
16	Low cost ID LED		LID@	
17	CCD	v	CCD@	
18	INT MIC	v	I_MIC@	
19	AMD Hyper Flash		HF@	Only for AMD platform
20	North bridge(690MC/RS780MC)		MC@	Only for AMD platform
21	North bridge(RX780)		RX@	Only for AMD platform
22	PowerXpress		PX@	Only for AMD platform
23	PowerXpress with UMA SKU		PX@IV@	Only for AMD platform
24	PowerXpress with Discrete VGA SKU		PX@EV@	Only for AMD platform
25	Power player/Power Shift		PP@	Only for AMD platform

EC SMBUS Table




	Battery	CPU thermal Sensor	EC EEPROM	VGA thermal Sensor	MMB
EC775 SDATA1/SCLK1(+3VPCU)	V				
EC775 SDATA2/SCLK2(+3VPCU)		V		V	
EC775 SDATA3/SCLK3(+3VPCU)			V		V
EC775 SDATA4/SCLK4(+3VPCU)					
Power	+3VPCU	+3V	+3VPCU	+3V	+3VPCU
Reserve MOS ckt	X	X	X	X	X






Quanta Computer Inc.
PROJECT : ZK8



Size	Document Number	Rev
	S1G3 DDRII MEMORY I/F 2/3	3A
Date:	Thursday, May 21, 2009	Sheet 5 of 42




DECOUPLING BETWEEN PROCESSOR AND DIMMS PLACE CLOSE TO PROCESSOR AS POSSIBLE



PROCESSOR POWER AND GROUND



stuff for S1G3 CPU





signals	RS780	RX780
HT_TXCALP	R641 300 ohm 1%	R641 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	R655 300 ohm 1%	R655 1.21k ohm 1%
HT_RXCALN		

11/4 modifv

RES CHIP 1.21K 1/16W +-1%(0402)
P/N : CS21212EB18

RES CHIP 300 1/16W +-1%(0402)
P/N : GS13002FB00


```
A12 version
RS780M AJ067400T05 100-CK2612(216-0674008-00)
RS780MC AJ067400T06 100-CK2613(216-0674010-00)
RX781 AJ067400T10 100-CK2642(215-0674024)
SB700 AJA12F6GT18 100-CK2614(218S7EALA12FG)
```

A13 version
RS780M AJ067400T18 100-CK2699(216-0674022)
RS780MC AJ067400T20 100-CK2704(216-0674024)
RX781 AJ067400T21 100-CK2706(215-0674034)


A12 version
SB700 AJA12FG0T18

This block is for UMA RS780 only , RX780 can remove all component



2/1 R480,R479 no stuff when RS780M without
side port / RX781





IOPLLVDD18
Connect ball to a thick trace (at least 15 mils wide with 10-mil spacing from adjacent nets) tied to a 1.8-V power rail and filter with a ferrite bead.




IOPLLVD0
Connect ball to a thick
trace (at least 15 mils
wide with 1-mil
spacing to adjacent nets)
that is tied to a 1.1-V
power rail and filter with
a ferrite bead








2/4 reserve C800 PLTRST#




PLACE THESE
PCIE AC
COUPLING CAPS
CLOSE TO U600



test




Add 0217 for SB710 only




1/31 voltage leakage remove R349

SB710
IC CTRL(528P) SB700 A11(218S7EALA11FG)
P/N : AJALA110T00




A11 default PCICLK5
A12 default GPIO41



Maybe can remove

All the PCI bus has
build-in Pull-UP/Down
resistors

RTC



4/14 

R527, change from 2k to 0.
R524 change from 2K to 16K
R529, change from 6.8k to 68.1k
R531 change from 15k to 150k



Quanta Computer Inc.
PROJECT : ZK8

SB710-PCIE/PCI/CPU/LPC 1/4

Size	Document Number	Rev
	SB710-PCIE/PCI/CPU/LPC 1/4	3A
Date:	Thursday, May 21, 2009	Sheet 13 of 42


3V S5 NC only ,Can't be install




11/01 chagne +3VSUS to +3V_S5

3V S5


10/31 add newcard DET#




3V S5 SCL1/SDATA1 is 3V/S5 tolerance
AMD datasheet define it



3V S5 SCL2/SDATA2 is 3V/S5 tolerance
AMD datasheet define it




3V S5 3/19 Without Side-port NU








0225 unstuff D6037 for Sig3 CPU not support this function
1/31 NEW_DET# change from GEVEN5# to GPM1#

To Azalia 12/7 add D57,D58 to avoid voltage leakage




12/21EMI change R241from 33 to BK1005HM121-T stff C309 22p




SATA PORT 0,1,2,3
can support AHCI
mode

PLACE SATA AC COUPLING
CAPS CLOSE TO SB700


SATA



E-SATA



ODD



2/22 change SATA ODD from port3 to port4 (solve ODD
post detect fail)

SATA PORT 4,5 are
only support IDE
mode




PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF SB700

NOTE:

R361 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK

PLVDD_SATA--
SATA PLL
POWER

+1.2V_PLLVDD_SATA
+3V_XTLVDD_SATA
XTLVDD_SATA-- SATA
crystal power




U14B

SB700
Part 2 of 5

SERIAL ATA

SATA PWR


HW MONITOR



MB ID Selection Table

Board ID	ID4	ID3	ID2	ID1	ID0
Z08 ZK8					H L
CCFL Panel LED Panel				H L	
W/ MXM w/o MXM			H L		
W/ side_port w/o side_port		H L			
W/ HDMI w/o HDMI	H L				

MB ID



Mount R441 and Unmount R442 for non IR SKU


10/18 AMD suggest to connect to GND

B2A to C3A

0220
change from +3V to
+3V_S5 follow AMD
checklist

5mA +3V VDD HWM L47 0.6 AVDD--H/W monitor
C479 0.1U/10V_4 C482 2.2U/6.3V_6
EMI FILTER CHIP BLM18PG221SN1D(220,1.4A)


2/13 EMI
stuff C375,C366 for SB HW MONITOR






OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

17



REQUIRED STRAPS

A11 stuff 2.2K
A12 stuff 10K



TYPE	GPIO16	GPIO17
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC

	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	AZ_RST#
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT

EC
ENABLED

ENABLE PCI
MEM BOOT

SB_PWRGD

A11 use external ckt

A12 Asserting SYS_RESET# will de-assert

SB_PWRGOOD internally


NB_PWRGD_IN:

RS780/RX780 = 1.8V; RS740 = 3.3V


Do NOT share it with SB_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)

DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	



NB/SB POWER GOOD CIRCUIT

WD_PWRGD: Push/Pull when A11SB700, OD when A12SB700.

U11 R230 R229 R245 R234

RX780
RS780M

AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353)

SOT-353










ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5)

SOT23-5




Quanta Computer Inc.
PROJECT : ZK8


Size	Document Number	Rev
	SB710-STRAPS	3A
Date:	Thursday, May 21, 2009	Sheet 17 of 42




ESD(CRT)



CRT(CRT)





CRT MUX(CRT)



DISPLAY SUPPORT TABLE


	PX_EN	PE_GPIO2_NB	INT_VGA_EN#	DISPLAY OUTPUT
IGP only mode	0	X	0	IGP(LVDS,VGA,HDMI,DP)
MXM only mode	0	X	1	MXM(LVDS,VGA,HDMI,DP)
Power Express mode	1	0/1	X	*MXM(VGA,HDMI,DP); MXM/IGP(LVDS)
IGP + MXM	0	X	0	IGP(LVDS,VGA,HDMI)

PX mode display device auto detection method:
VGA: I2C interface to NB
HDMI/DVI: HPD, I2C is optional
DP: HPD




(HDM)

EV @ 499R/F CS14992FB24
IV @ 750R/F CS17502FB19



(HDM) for EMI





(HDM) CLOSE CN9

B2A to C3A

delete for UMA SI issue

(HDM)


HDMI connector




Quanta Computer Inc.
PROJECT : ZK8

Size	Document Number	Rev
	HDMI	3A
Date:	Thursday, May 21, 2009	Sheet 21 of 42


LAN(LAN)




(LAN)




(LAN)




(LAN)




TRANSFORMER(LAN)




RJ45(LAN)





EEPROM(LAN)




BLUETOOTH MODULE CONNECTOR(BTM)



MINI-CARD WLAN(MPC)



MINI-CARD TV(MNC)



Q35 *2N7002E

R323 SHORTPAD

R325 *10K_4

R321 SHORTPAD

C412 10u/6.3V_6

C411 0.1u/16V_4

C420 4.7u/6.3V_6

C419 0.1u/16V_4

C418 0.01u/16V_4

C414 0.1u/10V_4

C415 10u/6.3V_6

C417 0.1u/10V_4

C416 4.7u/6.3V_6

PCIRST#

PCLK_DEBUG

PCIE_TXP2

PCIE_TXN2

PCIE_RXP2

PCIE_RXN2

CLK_PCIE_TV

CLK_PCIE_TV#

CLKREQ_TV#

3V_MINI_A

3V

B2A to C3A

Quanta Computer Inc.

PROJECT : ZK8


MINI PCI-E card/TV

Date: Thursday, May 21, 2009


Sheet 24 of 42

Rev 3A

SATA HDD(HDD)




ODD (ODD)




Quanta Computer Inc.
PROJECT : ZK8

Size	Document Number	Rev
	SATA-HDD/ODD/HOLE	3A
Date:	Thursday, May 21, 2009	Sheet 25 of 42


CODEC(ALC888S)(ADO)




Codec Power(ADO)




(ADO)




MDC(MDC)



27




EAPD# (codec mute)
AMP_MUTE# (EC mute)
MUTE# (mute all AMP)
SUB_MUTE# (mute subwoofer)









B2A to C3A

[illegible][illegible][illegible]


H-C276D118P2-8 -- 1 pcs




H-C354D295P2-8 -- 1 pcs




H-C236D146P2-8 -- 8 pcs



MXM



CPU




MINI CARD


NONGND



NONGND-Fan hole




B2A to C3A





Quanta Computer Inc.
PROJECT : ZK8

Size	Document Number	Rev
	holes	3A
Date:	Friday, May 22, 2009	Sheet 28 of 42


POWER BOARD(UIF)




MMB(MMB)




LED(UIF)



TP_LOCK BUTTON(UIF)




eSATA Redriver(ESA)




EN	BA/D0	BB/D1	CH-0/A	CH-1/B
0	X	X	Standby	Standby
1	0	0	0dB	0dB
1	1	0	Pre-emphasis (5dB)	0dB
1	0	1	0dB	Pre-emphasis (5dB)
1	1	1	Pre-emphasis (5dB)	Pre-emphasis (5dB)

x=don't care

DG2.1 4.2.4 Terminating Unused SATA Interface
SATA[1:0]RXp/n, SATA[5:4]RXp/n connect to GND while
SATA not be implemented




EMI CAPS




USB&ESATA(ESA)


30






(USB)




USB/B(USB)





[illegible]

4 CPUFAN#_ON R152 10K 4 THER_OVRT#2 Q17
MMBT390


32 CPUFAN# FAN_PWM_EC



The schematic diagram illustrates the USBP9-USBP+ interface. On the left, the signals TPDATA and TPCLK are connected to a differential pair of inductors (L31, L32). These inductors are connected to a series of capacitors (C328, C326) which are connected to the USBP9- and USBP+ pins of the ACES 88501-120N component. The component is also connected to a +FGVDD power supply and ground pins (13, 14). The component is labeled "ACES 88501-120N".




DC-IN JACK




UMA / DFPJ05MR007
MXM / DFPJ05MR006

Adapter connector color:
UMA :yellow
MXM :?

B-Test change



B-Test change




B-Test change



B-Test change



C-Test change



Add ESD diode base on EC FAE suggestion

R1

B-Test change




B-Test change




B-Test change



SHORT_PAD






$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$



HI --- 1.0V
LOW --- 1.1V


A04710 Rdson=14.2mOhm
OCP=7.2-0.8A
L(ripple current)
=(19-1.05)*1.05/(2.2u*272k*19)
~1.63A
14.2m*6=RILIM*20uA
RILIM=4.3K




Quanta Computer Inc.
PROJECT : ZK8

Size	Document Number	Rev
		3A
Date:	Thursday, May 21, 2009	Sheet 36 of 42

+NB_CORE(UP6111AQDD)



Power Tree Table



Power Distribution List

Power	Distribution
VCC_CORE	CPU
+5VPCU	RTC charge,USB,+5V
+3VPCU	RTC, HALL SENSOR, KB, TP/FP/LED /B, Power /B, Kill SW, EC, ID, SPI Flash
+1.8V	RS880, SB710, LVDS switch
+SMDDR_VTERM	CPU, DDR
+SMDDR_VREF	CPU, DDR
+1.8VSUS	CPU, DDR
+NB_CORE	RS880
+1.2V_S5	SB710
+5V	SB710,MXM,CRT,HDMI,TV_CARD,HDD,ODD,AUDIO,FAN,TP
+3V	CLK, CPU Thermal Monitor, FAN, RS880, DDR, SB710, VGA, LCD/LED Panel, HALL SENSOR, CRT, HDMI, MXM,ESATA
+3V_S5	Mini Card, KB, TP/FP/LED /B, RJ45/USB /B, Bluetooth, MMB, New Card, PC BEEP, EC, Codec (ALC889), VR, Headphone
+3VSUS	SB710, LAN, RJ45, MDC
+1.1V_NB	RS880
+2.5V	CPU
+1.2V	CPU,CLK,RS880,SB710
+1.5V	Mini Card,

