








ZY5/ZY5D SYSTEM BLOCK DIAGRAM








CPU CORE ISL6265A	PAGE 26
NB CORE +1.1V	PAGE 27
NB RUN +1.1V	PAGE 28
DDR II SMD DR VTERM 1.8V SUS(TPS51116REGR)	PAGE 29
SYSTEM POWER ISL6237	PAGE 25
SYSTEM CHARGER (ISL6251A)	PAGE 24
DISCHARGER / +1.1V_S5, +1.2V,+2.5V	PAGE 30



ZY5D NO USED



LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : GND



7 HT_RXD#[15..0] HT_RXD[15..0]
7 HT_TXD#[15..0] HT_TXD[15..0]



PROCESSOR HYPERTRANSPORT INTERFACE

VLDLT_Ax AND VLDLT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE

REV:B Modify

VLDLT_RUN

U25A

HT LINK

VLDLT_A0

VLDLT_A1

VLDLT_A2

VLDLT_A3

VLDLT_B0

VLDLT_B1

VLDLT_B2

VLDLT_B3

AE2

AE3

AE4

AE5

C496

4.7u/6.3V_6

HT_RXD0 E3
HT_RXD1 E2
HT_RXD2 G2
HT_RXD3 G1
HT_RXD4 J1
HT_RXD5 L2
HT_RXD6 L1
HT_RXD7 M1
HT_RXD8 N3
HT_RXD9 E5
HT_RXD10 F4
HT_RXD11 H3
HT_RXD12 K4
HT_RXD13 L5
HT_RXD14 M5
HT_RXD15 N5
L0_CADIN_H0
L0_CADIN_L0
L0_CADIN_H1
L0_CADIN_L1
L0_CADIN_H2
L0_CADIN_L2
L0_CADIN_H3
L0_CADIN_L3
L0_CADIN_H4
L0_CADIN_L4
L0_CADIN_H5
L0_CADIN_L5
L0_CADIN_H6
L0_CADIN_L6
L0_CADIN_H7
L0_CADIN_L7
L0_CADIN_H8
L0_CADIN_L8
L0_CADIN_H9
L0_CADIN_L9
L0_CADIN_H10
L0_CADIN_L10
L0_CADIN_H11
L0_CADIN_L11
L0_CADIN_H12
L0_CADIN_L12
L0_CADIN_H13
L0_CADIN_L13
L0_CADIN_H14
L0_CADIN_L14
L0_CADIN_H15
L0_CADIN_L15

AD1 HT_TXD0
AC1 HT_TXD1
AC2 HT_TXD2
AA1 HT_TXD3
AA2 HT_TXD4
AA3 HT_TXD5
W2 HT_TXD6
W3 HT_TXD7
V1 HT_TXD8
U1 HT_TXD9
U2 HT_TXD10
U3 HT_TXD11
T1 HT_TXD12
R1 HT_TXD13
AD4 HT_TXD14
AD3 HT_TXD15
AD5 HT_TXD16
ACS HT_TXD17
AB4 HT_TXD18
AB3 HT_TXD19
AB5 HT_TXD20
Y5 HT_TXD21
W5 HT_TXD22
V4 HT_TXD23
V3 HT_TXD24
V5 HT_TXD25
T4 HT_TXD26
T3 HT_TXD27

7 HT_CPU_UPCLK0 J3
7 HT_CPU_UPCLK#0 J2
7 HT_CPU_UPCLK1 J5
7 HT_CPU_UPCLK#1 K5
L0_CLKIN_H0
L0_CLKIN_L0
L0_CLKIN_H1
L0_CLKIN_L1
L0_CLKOUT_H0
L0_CLKOUT_L0
L0_CLKOUT_H1
L0_CLKOUT_L1



Y1 HT_CPU_DWNCLK0 7
W1 HT_CPU_DWNCLK#0 7
Y4 HT_CPU_DWNCLK1 7
Y3 HT_CPU_DWNCLK#1 7
R2 HT_CPU_DWNCTL0 7
R3 HT_CPU_DWNCTL#0 7
T5 HT_CPU_DWNCTL1 7
R5 HT_CPU_DWNCTL#1 7
L0_CTLIN_H0
L0_CTLIN_L0
L0_CTLIN_H1
L0_CTLIN_L1
L0_CTLOUT_H0
L0_CTLOUT_L0
L0_CTLOUT_H1
L0_CTLOUT_L1

NO STUB for HT3

R189 *51/F_4
R187 *51/F_4

VLDLT_RUN

Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN




LAYOUT: Place bypass cap on topside of board
NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
PLACE CLOSE TO VLDLT0 POWER PINS





Quanta Computer Inc.
PROJECT : ZY5D

Size	Document Number	Rev
	AMD Griffin HT I/F	3B
Date:	Wednesday, May 21, 2008	Sheet 2 of 35


VDD_VTT_SUS_CPU IS CONNECTED TO THE VDD_VTT_SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN



Processor DDR2 Memory Interface



To reverse SODIMM socket

To normal SODIMM socket

Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN



LAYOUT: ROUTE VDDA TRACE APPROX. 50 mils WIDE (USE 2x25 mil TRACES TO EXIT BALL FIELD) AND 500 mils LONG.

CPU_VDDA_RUN

+2.5V

BLM18330SN1D_6







C595
100uF/6.3V_3528

C588
4.7uF/6.3V_6


C275
22uF/6.3V_4

C286
4.3300uF

CPU_VDDA_RUN




SVC	SVD	Voltage Output(CPU Power)
0	0	1.4V
0	1	1.2V
1	0	1.0V
1	1	0.8V




Rev:E Add R555 by AMD
Design guide 41650 V1_03
on 5/8.



Need Check with nVidia

[illegible]



PROCESSOR POWER AND GROUND



Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN



Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN




**DECOUPLING BETWEEN PROCESSOR AND DIMMS
PLACE CLOSE TO PROCESSOR AS POSSIBLE**



Quanta Computer Inc.
PROJECT : ZY5D

Size	Document Number	Rev
	AMD Griffin PWR & GND	3B
Date:	Wednesday, May 21, 2008	Sheet 5 of 35



14 PEG_RXP[15:0]
14 PEG_RXN[15:0]

PEG_TXP[15:0] 14
PEG_TXN[15:0] 14

U24B
FCBGA836-NVIDIA-MCP67

SEC 2 OF 8

PCIE

Notice

Page 08 :
MXM
circuit
ZY5D no
use it

Notice

Page 08 : MXM circuit
ZY5D no use it

[MINI CARD]

[TV]

[Giga LAN]

[NEW CARD]

POWER connect to DLL HT

For EMI

Internal 15K to 3.3V

Notice

[MINI CARD ZY5 only]

[TV ZY5 only] , MINI
CARD ZY7 only]

[Giga LAN]

ZY5D B modify use single stack _wireless Card
[Card Reader]By Jack Weng

[NEW CARD]

Page 08 : NEW CARD circuit
ZY5D no use it

Notice

700mA

2063mA


Add 0R resistor, The resistor should only be
stuffed for MCP67D

(For MXM, LAN ,Card Reader)

(For New card, WL,TV)

Quanta Computer Inc.
PROJECT : ZY5D

Size Document Number
MCP77 PCI-Express Bus
Date: Friday, July 25, 2008 Sheet 8 of 35



U24C
FCBGA836-NVIDIA-MCP67

LAN

DACS

FLAT
PANEL

Notice

PAGE : 10
HDMI circuit
ZY5D no use it

Notice

PAGE : 10
HDMI circuit
ZY5D no use it

9/17 NV FAE CHECK IT.

[SATA HDD 1]

[SATA HDD 2]

[SATA ODD]

U24E
FCBG4836-NVIDIA-MCP67

SEC 5 OF 8

SATA USB

17 SATA_TXP0 C492 .01u16V 4SATA_TXP0 C AE4
17 SATA_TXN0 C495 .01u16V 4SATA_TXN0 C AE5
17 SATA_RXN0 AG5
17 SATA_RXP0 AG6

17 SATA_TXP1 C483 .01u16V 4SATA_TXP1 C AD1
17 SATA_TXN1 C484 .01u16V 4SATA_TXN1 C AD2
17 SATA_RXN1 AE2
17 SATA_RXP1 AE3


17 SATA_TXP2 C491 .01u16V 4SATA_TXP2 C AG4
17 SATA_TXN2 C488 .01u16V 4SATA_TXN2 C AG3
17 SATA_RXN2 AH3
17 SATA_RXP2 AH2

T15 SATA_TXP3 AG7
T16 SATA_TXN3 AG8
T9 SATA_RXN3 AF2
T13 SATA_RXP3 AF3

AL1 SATA_C0_TX_P
AL2 SATA_C0_TX_N
AK3 SATA_C0_RX_N
AL3 SATA_C0_RX_P

AJ1 SATA_C1_TX_P
AJ2 SATA_C1_TX_N
AK1 SATA_C1_RX_N
AK2 SATA_C1_RX_P

REV:C Modify



REV:B Modify

USB0_F U3 USBP0+
USB0_N U2 USBP0- 16

USB1_F U4 USBP1+
USB1_N U5 USBP1- 16

USB2_F U6 USBP2+
USB2_N U7 USBP2- 16

USB3_F V3 USBP3+
USB3_N V2 USBP3- 16

USB4_F W4 USBP4+
USB4_N W3 USBP4- 16

USB5_F W5 USBP5+
USB5_N W6 USBP5- 16

USB6_F W7 USBP6+
USB6_N W8 USBP6- 20

USB7_F Y2 USBP7+
USB7_N Y3 USBP7- 16

USB8_F AA3 USBP8+
USB8_N AA2 USBP8- 16

USB9_F AA5 USBP9+
USB9_N AA4 USBP9- 16

USB10_F AA7 USBP10+
USB10_N AA6 USBP10- 16

USB11_F AB3 USBP11+
USB11_N AB2 USBP11- 22

USB12_F AC3 USBP12+
USB12_N AC4 USBP12- 15

USB13_F AD3 USBP13+
USB13_N AD4 USBP13- 16

USB14_F AC5 USBP14+
USB14_N AC6 USBP14- 16

RSVD AC7
RSVD AC8

RSVD AA8
RSVD AA9

RSVD AB8
RSVD AB9

USB_OC0#GPIO_2 T2 USBOC#0 R361 10K 4
USB_OC1#GPIO_2 T3 USBOC#1 R372 10K 4
USB_OC2#GPIO_2 T4 USBOC#2 R373 10K 4
USB_OC3#GPIO_28/MGPIO_5 T5 USBOC#3 R374 10K 4
USB_OC4#GPIO_29/MGPIO_5 T6 USBOC#4 R360 10K 4

+3VSUS

+3.3V USB PLL L19 TI160808U300_6 +3V

+3.3V_USB_DUAL+ Y8
+3.3V_USB_DUAL- Y9

USB_RBIAS_GND T1 USB_RBIAS_GND

C198 1u10V_4
C190 4.7u6.3V_6

C477 1u10V_4
C136 1u10V_4

R371 845/F_4

REV:B Modify

845 Ohm for MCP77 checklist

MINI CARD * 2

MINI CARD * 2

BLUETOOTH

REV:C Modify

INT LEFT USB 2

CARD READER

INT LEFT USB 1

Fingerprint

EXT USB * 2

Docking

CCD

EXT USB * 2

NEW CARD

USB PULL-DOWN

USBP0+ RN26 1 2 15KX2_4
USBP0- 3 4

USBP1+ RN10 3 4 15KX2_4
USBP1- 1 2

USBP2+ RN6 1 2 15KX2_4
USBP2- 3 4

USBP3+ RN25 1 2 15KX2_4
USBP3- 3 4

USBP4+ RN24 1 2 15KX2_4
USBP4- 3 4

USBP5+ RN9 1 2 15KX2_4
USBP5- 3 4

USBP6+ RN7 1 2 15KX2_4
USBP6- 3 4

USBP7+ RN8 1 2 15KX2_4
USBP7- 3 4

USBP8+ 1 2
USBP8- 3 4 15KX2_4

USBP9+ RN20 1 2 15KX2_4
USBP9- 3 4

USBP10+ RN27 1 2 15KX2_4
USBP10- 3 4

USBP11+ RN22 1 2 15KX2_4
USBP11- 3 4

USBP12+ RN21 1 2 15KX2_4
USBP12- 3 4

USBP13+ RN29 1 2 15KX2_4
USBP13- 3 4

USBP14+ RN28 1 2 15KX2_4
USBP14- 3 4


+1.1V_NB

C104 1000p_4
C568 1000p_4






Quanta Computer Inc.
PROJECT : ZY5D

Size	Document Number	Rev
	MCP77 SATA and USB	3B
Date:	Wednesday, May 21, 2008	Sheet 11 of 35





MCP77 POWER PLANE/GND & BYPASS




Quanta Computer Inc.
PROJECT : ZY5D

Size	Document Number	Rev
	MCP77 POWER/GND	3B
Date:	Wednesday, May 21, 2008	Sheet 13 of 35


CRT




LVDS




Camera




HDMI




LCD_ON




Backlight Control




HDMI




HDMI



MINI-CARD




Notice




Page 16 :
NEW CARD circuit ZY5D no use it
Finger print circuit ZY5D no use it

INT. USB




Notice Page 16 :
B/T circuit ZY5D no use it

Notice




Page 16 :
CIR circuit ZY5D no use it




REV:C Modify

Page 16 :
DUAL MINI CARD circuit ZY5D no use it



Notice

REV:B Modify



ZY5D B test has modified to single stack
no TV card, only Wireless card


CAPACITOR
on Module

Double Stack MINI CARD


MODULE 'A' TV card

```
... MODULE 'B' Wireless card
```


SATA1




SATA2




LED




To Power/B




To Switch/B




ODD (SATA)



TP CONN



FAN



REV:E add ESD

[illegible][illegible]

ROM

REV:C Modify

3V_LAN_55

R88 4.7K_4

R85 4.7K_4

R84 4.7K_4

C88 1u/10V_4

U5

BCM WP

BCM SCL

BCM SDA

VCC A0

WP A1

SCL NC

SDA GND

AT24C64

EEPROM Strapping

	S0	SI	CS#	SCLK
24C64	1	1	0	1
AT45DB011B	1	0	1	1

BCM_RESET#

R77 *ASF^0_4

R80 *ASF^0_4

3V_LAN_55

WP#

U4

BCM SDA

BCM SCL

BCM RESET#

CS#

SI

SCK

RESET#

CS#

GND

VCC

WP#

3V_LAN_55

C78


*ASF^1u/10V_4

*ASF^AT45DB011B-SU(LAN FLASH)

512K-1M

[illegible]

Source 1: DELTA LFE9249 DB0ZR1LAN11
Source 2: Bothand GST5009 DBKN1NLAN03



REV:C Modify 磁座架松

REV:B Modify

3V_LAN_SS R21 220 Ω LAN LINKLED_VIS 10 CN1 GREEN_N GREEN_P TX1+ TX1- RX1+ RX1- TX2+ TX2- RX2+ RX2- RX2+ RX2- 14 GND2 13 GND1 FOXCONN_RJ45

3V_LAN_SS R14 220 Ω LAN ACTLED_VIS 12 CN1 YELLOW_N YELLOW_P

EMI

LAN_VCC3 C25 100nFV 4 LAN_VCC4 C14 100nFV 4 LAN_VCC5 C21 100nFV 4 LAN_VCC6 C11 100nFV 4


ZY5D C TEST Modified footprint from 0402 to 0805 to solve Lan burnt issue on Acer project

By Jack Weng


Quanta Computer Inc

ZY5D C TEST Modified footprint from 0402 to 0805 to solve Lan burnt issue on Acer project
By Jack Weng


CODEC




Codec/AMP Power




MDC




INT MIC.




SPEAKER




VR




Speaker Amplifier




LINE OUT Amplifier



LINE OUT/SPDIF




LINE IN




MIC



Amplifier POWER




MUTE




SUBWOOFER

Notice





TO DOCKING


Notice












Page 19 :
AUDIO circuit ZY5D no use it

ESD






Notice
Page 21 :
VR circuit
ZY50 no
use it



I/O ADDRESS SETTING


BADDR1-0	I/O Address	
	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS




REV:B Modify

ACER ID




SPI FLASH



1/13 Confirm by vendor mail :
If the Southbridge enables Long Wait Abort by default, the flash device should be 50MHz (or faster)





H/W POWER GOOD




INTERNAL KEYBOARD STRIP SET



CABLE DOCK




EMI Solution



Notice

**Page 22 :
CABLE DOCK circuit ZY5D no use it**



REV:B Modify



THIS DEVICE UTILIZES A "SELECTABLE IDSEL" SCHEME.
IDSEL CAN BE CONNECTED INTERNALLY TO ONE OF THREE
PCI AD LINES OR EXTERNAL IDSEL SIGNAL.

CONFIGURING IDSEL TO BE INTERNALLY CONNECTED ALLOW FOR A FULL PARALLEL POWER MODE. IF AN EXTERNALLY CONNECTED IDSEL IS REQUIRED THEN AN INVERTER MUST BE CONNECTED TO VPP_PGM TO CREATE VPP_VCC.

VCC5# (124)	VPP_PGM (123)	IDSEL SELECT
DOWN	DOWN	AD18
DOWN	UP	AD20
UP	DOWN	AD25
UP	UP	PIN 127

AD20 R309 *CB*100/F 4 PCM IDSEL



ID Select : AD20
Interrupt Pin : INTA#
Request Indicate : REQ0#
Grant Indicate : GNT0#



Check Footprint & P/N


22K TO 47K PULL-UPS MUST BE PLACED
ON INTA#, PME#, SERIRQ# & CLKRUN#.

IDSEL SELECT POWER-ON-STRAPPING
(SEE NOTE & TABLE FOR OPTIONS)



Quanta Computer Inc.
PROJECT : ZY5D

Size	Document Number	Rev
	PCMCIA(OZ601)	3B
Date:	Wednesday, May 21, 2008	Sheet 23 of 35




OFS/VFIXEN	Offset & Droop	SVI	VFIX
GND	0	0	X
+3.3V	X	X	0
+5V	X	0	X


Metal VID Codes


SVC	SVD	Output
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8


VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8











ZY5D B Modify

REV:B Change source



For EC control thermal protection (output 3.3V)



```
add 0927
```





8/27 Add C for Delay time

$$V_{out} = 0.8(1 + R_1/R_2) = 1.5V$$

add 0927


$$V_{out} = 0.8(1 + R_1/R_2) = 1.1V$$



```
└─ add 1002
```


$$V_{out} = 0.8(1 + R_1/R_2) = 1.2V$$

$$V_{out} = 0.8(1 + R_1/R_2) = 2.5V$$


Quanta Computer Inc.
PROJECT : ZY5D

PROJECT : ZY5D

Size	Document Number	Rev
	Discharge (1.1V/1.2V/2.5V)	3E
Date	Thursday, July 24, 2008	Sheet 30 of 35



POWER	Distribution
VCC_CORE	CPU
+5VPCU	Battery LED , Power LED , USB , CIR , RTC
+3VPCU	HALL SENSOR , Battery LED , RF LED , kill SW , Jumper LED , KB , Power Board , EC , ID , SPI Flash , CIR
+NB_VCC	RS690M
+5V	CAMERA , Card Reader LED , ODD/HDD LED , Felica , T/P , T/sensor , CRT , HDMI , SB600 , CPU FAN , MXM , Headphone , EC , INT SPK AMP
+3V	HALL SENSOR , LCD PANEL , LVDS , WLAN , HD Decoder , NEW CARD , KB , KB LED , XD LED , Blue tooth , Touch sensor , Card Reader (OZ129) , ODD/HDD , HDMI , CRT , TVOUT , REQUIRED STRAPS , DEBUG STRAPS , SB600 , RS690M , DDR , CPU Thermal monitor , CPU FAN , CLK , MXM , VR , FM Tuner MDC , Headphone , EC , LAN , Codec(CX 20561)
+3V_S5	WLAN , NEW CARD , SB600 , MXM , LAN
+3VSUS	Finger print , SB600
+2.5V	CPU
+1.2V_S5	SB600
+1.8VSUS	SB600 , DDR , CPU , HDT
+1.8V	SB600 , LCD , LVDS , RS690M
+1.2V	SB600 , RS690M , CPU , WLAN , HD Decoder , NEW CARD
+SMDDR_VTERM	DDR , CPU
+SMDDR_VREF	DDR
+5V_S5	

ZY5 Power on Sequence

AMD S1G2

CPU_VDDA_RUN	VCCA 2.5V
CPU_VDD0_RUN	VDD0 CORE 0.375-1.500V 18A
CPU_VDD1_RUN	VDD1 CORE 1.375-1.500V 18A
CPU_VDDNB_RUN	VDDNB CORE 1.375-1.500V TPD
+1.2V	BEAD
CPU_VDDIO_SUS	VLD 1.2V TPD
CPU_VTT_SUS	VDD MEM TPD
	VTT_MEM TPD

MXM_EN	MXM HE
+1.8V	SW
+2.5V	SW
+3.3V	SW
+5V	SW
+VIN	SW
	MXM_VDD_1.8V
	MXM_VDD_2.5V
	MXM_VDD_3.3V
	MXM_VDD_5V
	MXM_VDD_MAIN

+3V_PCU	BEAD
	WPCE775
	3.3V 0.5A

CPU_VDDIO_SUS	DDRII SODIMMX2--SYSTEM
CPU_VTT_SUS	VDD MEM 4A
	VTT_MEM 0.5A

+1.8V	BEAD
	DDRII SIDE PORT MEMORY
	VDD MEM

+3.3V	BEAD
+5V	BEAD
	HD CODEC
	3.3V CORE 0.3A
	5V ANALOG 0.1A
	AUDIO OP

+1.2VDUAL	BEAD
+2.5VDUAL	BEAD
+3.3VDUAL	BEAD
	GBIT ENTHENET
	1.2V 0.5A
	2.5V 0.5A
	3.3V 0.5A

+1.5V	
+3.3V	
+3.3VDUAL	
	MINI PCIE SLOT1
	1.5V (S0, S1) 0.7A
	3.3V (S0, S1) 1.3A
	3.3V (S3, S5) 0.3A
	SIM

+1.5V	
+3.3V	
+3.3VDUAL	
	MINI PCIE SLOT2
	1.5V (S0, S1) 0.7A
	3.3V (S0, S1) 1.3A
	3.3V (S3, S5) 0.3A

+3.3V	SW
+5V	BEAD
	LCD PANEL
	3.3V 1.5A
	5V 0.5A

+5V	
VDD_LED_BL_RUN	
+VIN	
	BACK LIGHT
	+5V
	LED_BL
	+VDD_MAIN

+5VDUAL	
	USB X2 FR
	5VDual
	USB X7 FR
	5VDual

+1.5V	
+3.3V	
+3.3VDUAL	
	EXPRESS CARD
	1.5V (S0, S1) 0.7A
	3.3V (S0, S1) 1.3A
	3.3V (S3, S5) 0.3A

