



ZQK ULV SYSTEM BLOCK DIAGRAM





DDRIII-SODIMM x1pc



 Quanta Computer Inc. PROJECT : ZQK		
Size	Document Number	Rev 1A
Block Diagram		
Date:	Monday, January 07, 2013	Sheet 1 of 46



DG 1.0 :
The recommended AC cap value is changed to 220nF for compatibility with
PCIe Gen3 on future platforms.
For Gen2 only designs, it is acceptable to continue to use the 100nF capacitor.



If motherboard only supports external graphics or if it supports Processor Graphics but without eDP:
Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5% resistor

Memory Down Layout notes

CAD NOTE: All DDR_COMP signals should be routed such that :-

- max length = 500 mils
- trace width = 15mils and
- MB trace impedance < 68 mohms (worst case resistance)

Layout Notes: Place near to XDP connector
05/15 : PCH_XDP_TDO_VT already pull high
+3V S5 on PCH side

+1.05V VTT 

Option for Prochot# function
68 ohm for unused, 62 ohm for used

H_PROCHOT# R722 62/J_4

[illegible]

XDP_TMS_VT R379 51/J_4


XDP_TDI_V1 R755 51/J 4

XDP_TCLK_VT R746 51/J 4



XDP_TRST# R744 51/J 4

When MP, JTAG PU/PD resistor can be

Thermal Trip (CPU)




S3 leakage circuit (CPU)





Channel A: On board RAM 2Rx16 8pcs

Channel B: SO-DIMM




S3 leakage circuit (CPU)


S3 circuit: DRAM_RST# to memory should be high during S3



IVY Bridge Processor (POWER) (CPU)




20121203 : Add 39pF for ESD




Layout note: need routing together and ALERT need between CLK and DATA



Place PU resistor close to CPU




Place PU resistor close to CPU




CPU VCCAXG



Cose down
3.9mΩ/LoadlineDesign
total : 1uF x 11
total : 10uF x 12
total : 470u x 1(power side*2)


CPU VCCP
IVY 17W:1.5

IVY SPEC
330uF x1, 10uF_8 x1 Socket BOT edge
10uF_8 x2 Socket BOT cavity.



S3 circuit: 1.5V input to IVB is gated
IVB Read Mode 0.75V is gated

IVY Bridge Processor (GRAPHIC POWER) (CPU



For IV Bridge

VIO[0]	VIO[1]	+VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

For SN Bridge

VID[1]	+VCCSA
0	0.9V
1	0.8V



Quanta Computer Inc.
PROJECT : ZQK

Date: Monday, January 07, 2013 Sheet 5 of 46

IVY Bridge Processor (GND) (CPU)

IVY Bridge Processor (RESERVED, CFG) (CPU)

BE7 SA_DIMM_VREFDQ
BG7 SB_DIMM_VREFDQ

processor signal balls BF3 and BG4 for
Ivy Bridge 4-core and balls BE7
and BG7 for Ivy Bridge 2-core

for M3 solution
need R5265/R5266,
W/O M3 then NC

VSS

VSS

G48 : no stuff for IVY

NCTF

RESERVED

Ivy Bridge

1 CFG6 R753 *1K/F 4
0 CFG5 R752 *1K/F 4

CFG[6:5] (PCIe Port Bifurcation Straps)

11: 1x16 - Device 1 functions 1 and 2 disabled
10: (Default)2x8, 2x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: 1x8,2x4,2x4 - Device 1 functions 1 and 2 enabled

N14P-GV2

Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training




Quanta Computer Inc.
PROJECT : ZQK


Size Document Number
Ivy Bridge 5/5 (GND)

Date: Monday, January 07, 2013 Sheet 6 of 46

CPT/PPT (DMI,FDI,PM) (CLG)



CPT/PPT (LVDS,DDI)



PCH Pull-high/low (CLG)


Follow CBB 1.5 to pull up 1K ohm to +3V

CBB 1.0 use 1K

Follow Z09 NO STUFF


ACPRESENT should need a pull-up to DSW well if DSW mode is supported on platform.

System PWR_OK (CLG)



20120706:Speed up 250ms to boot up
R1,R2,R3 for EC power on 250 ms

20121004(EC Anda) : Chage trigger pin from +0.75V_ON to APWROK ; R2 change to 100K





PCH2 (CLG)



Used as GPIO only. at chklist 1.2


Default weak pull-up on GNT0/1#
[Need external pull-down for LPC BIOS]

ME_WR default EC setting folating


for future CPU, Sandy Bridge NC
DF_TVS needs to be pulled up to VccDFTERM power rail
through 2.2 kOhm $\pm 5\%$ - R8361 change to 0 or not??

Needs to be pulled High for Chief River platform
chklist 2.0


CPT/PPT (PCI,USB,NVRAM) (CLG)

[illegible]


CPT/PPT (PCI-E,SMBUS,CLK)




PLTRST#(CLG)




PCI/USBOC# Pull-up(CLG




CLK_REQ/Strap Pin(CLG)




SMBus(EC) (CLG)



SMBus(PCH) (CLG)



QDRIII Memory down strap (CI G)




	dGPU_PW_CTRL# (GP106) Ctrl.: dGPU_VMON	SKU_101 (GP106)	SKU_100 (GP101)	VGA H/W Signal	Setup	
UMA Only	1	0	0	UMA	Hidden	UMA B
dGPU Only	0 or 1	0	1	GPU	Hidden	GPU B
Switchable (Max)	0	1	0	UMA+GPU	GPU/SG	UMA B
Optimize (Maxless)	0	1	1	UMA	UMA/SG	UMA B

dGPU_PW_CTRL#
1 = GPU power is control by H/W (pure Discrete SKU)
0 = GPU power is control by PCH GPIO (Discrete, SG or Optimize)


CPT/PPT (GPIO,VSS_NCTF,RSVD) (CLG)

10



GPIO Pull-up/Pull-down (CLG)

20120625 : <PCH_GPIO1024> Follow CRB to pull up 10K ohm



GPIO27 : If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.

USB3.0 IC CTL

LOW = USB3.0 IC

DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

SV_SET_UP

High = Strong (Default)


high VDDR=+1.35V_SUS for DDR3L
Low VDDR =+1.5V_SUS(default)

assign to VID for VDDR control

SGPIO

TEST SET UP

R273 (10K/J 4) → R248 (1K/J 4) → +3V



	High	Low
BOARD_ID0	GDDR5	DDR3
BOARD_ID1	Disable on board memory	Enable on board memory
BOARD_ID2	Pin8 of SYNAPTICS and ELAN are NC pin	Default is pull high
BOARD_ID3	BIOS maybe will use EEPROM detection	
BOARD_ID4	No touch panel	Touch panel

MFG-TEST

MFG_MODE

R644 (10K/J 4) → R629 (1K/J 4) → +3V

Quanta Computer Inc.

PROJECT : ZQK

PCH 4/6 (GPIO/MISC)

Size: Document Number: Rev 1A

Date: Monday, January 07, 2013 Sheet 10 of 46

2011/09/01 add select resistor

LVDS = Pull HIGH
eDP = Pull LOW

20120607 : follow CRB pull down

FDI TERMINATION VOLTAGE OVERRIDE


LOW - Tx, Rx terminated to same voltage

G_SENSOR_ID



High = Disable (Default)
Low = Enable

CPT/PPT (POWER) (CLG)

POWER




VCCDM1 needs to be powered by the same 1.05 V voltage source as the CPU VCCIO, and the trace needs to be at least 20 mils width with full VSS/VCC reference plane.




CPT/PPT (POWER) (CLG)

POWER





20111018 ADD DSW Circuit
 20111030 modify cuircuit.


IBEX PEAK-M (GND) (CLG)




Quanta Computer Inc.
PROJECT : ZQK



Intel M1 solution





Place these Caps near SO_DIMM-A



	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1

Layout Notes:
+1.05V_GFX trace width = 250mils




[PEG Interface]

LAYOUT NOTES:
UNDAER: WITHIN 150MILS
NEAR: WITHIN 1378MILS



1001 : Remove 3V3MISC by FAE Nelson suggestion
FAE : Please use +3V_GFX to instead 3V3MISC power rail






1001 : Remove 3V3MISC's Cap by FAE Nelson suggestion



1001 : Remove 3V3MISC by FAE Nelson suggestion
FAE : Please use +3V_GFX to instead 3V3MISC power rail



EV@N14P_GV2



Layout Notes:
Place decoupling CAPs close to GPU








Figure 3-18. PEX_RST_N Timing for GPU
Table 3-8. N11x Reset Requirements for PCI Express 2.0


Constraint Parameter	Requirement	Notes
T_PPERL_G	T_PPERL_G ≥ 100	
T_PPERL_G	T_PPERL_G ≥ 1T_REF_CLK	



PEX_RST timing







Logical Strap Bit Mapping

	PU-VDD	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	FB_1	FB_0	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	PCI_DEVIDE[5]	PEX_PLL_EN_TERM
ROM_S1	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	PCI_DEVIDE[3]	PCI_DEVIDE[2]	PCI_DEVIDE[1]	PCI_DEVIDE[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR0_EXPOSED	
STRAP4	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33

STRAP3
Optimus → 4.99K PD
Discrete only → 15K PD

Resistor PIN
4.99K → CS24902FB26
10K → CS31002FB26
15K → CS31502FB24
20K → CS32002FB29
24.9K → CS32402FB16
30.1K → CS33012FB18
34.8K → CS33482FB22
45.3K → CS34532FB18

Table 123 Binary Strap Mode Mapping

Strap Pin Name	Strap Mapping	Resistance	Polarity
ROM_SCLK	SMB_ALT_ADDR	10K Ω	Pull-down to GND
ROM_S1	SUB_VENDOR	10K Ω	Pull-up to 3V3 if VBIOS ROM exists Pull-down to GND if no VBIOS ROM
ROM_SO	VGA_DEVICE	10K Ω	Pull-down to GND (no display)
STRAP0	RAM_CFG[0]	10K Ω	See Note below
STRAP1	RAM_CFG[1]	10K Ω	See Note below
STRAP2	RAM_CFG[2]	10K Ω	See Note below
STRAP3	RAM_CFG[3]	10K Ω	See Note below
STRAP4	PCIE_MAX_SPEED	10K Ω	Pull-down to GND

N14M-GE device ID is 0x1140
N14M-GE is use binary strap setting

A.ROM_S1 - 10K pull down
B.ROM_SO - 10K pull down
F.STRAP 3 - 10K pull down

Micron: MT41K256M16HA-107G:E (QPN = AKD5PGSTL05)
strap = 0xD = (0x101)
STRAP 3&2&0 = 10K Pull high
STRAP 1 = 10K Pull down

A.ROM_S1 - Memory strap

B.ROM_SO - 5K pull high

D.STRAP 0 - 45K pull high

E.STRAP 1 - GV2 - 45K pull down

F.STRAP 3 - 5K pull down

C2.For N14P-GV2+SDR3 sku
N14P-GV2 OS device ID=0x1292 'This is QS device ID

1.ROM_SCLK=5K pull high

2.STRAP2= 15K pull down

3.STRAP4=45K pull down For N14P-GV2 QS

N14P-GT device ID=0x0FE4

1.ROM_SCLK=15K pull down

2.STRAP2= 25K pull down

5.STRAP4=45K pull down

Table 3. N14M-G5/LP and N14P-GV2 DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CR (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Samsung	0x7	1.5 V/ 1.5 V	K4V2G1646E-BC1A	1000	1204	Production Candidate
				K4V2G1646E-BC11	900	1204	Production Candidate
	Micron	0x5	1.5 V/ 1.5 V	MT41J128M16JT- 093G-K	1000	1150	Production Candidate
				MT41J128M16JT- 107G-K	900	1150	Production Candidate
256Mx16 DDR3	Samsung	0x3	1.5 V/ 1.5 V	K4V4G1646E-HC11	900	N/A	Production Candidate
				AT41K256M16HA- 107G-E	900	N/A	Production Candidate
	Micron	0x1	1.5 V/ 1.5 V	MT41K256M16HA- 107G-E	900	N/A	Production Candidate
				H5TQ4G3A4FR-11C	900	N/A	Production Candidate

Table 8. N14P-G5/LP/GE/GT DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CR (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Samsung	0x7	1.5 V/ 1.5 V	K4V2G1646E-BC1A	1000	1204	Production ready
				K4V2G1646E-BC11	900	1204	Production ready
	Micron	0x5	1.5 V/ 1.5 V	MT41J128M16JT- 093G-K	1000	1204	Production ready
				MT41J128M16JT- 107G-K	900	1204	Production ready
256Mx16 DDR3	Samsung	0x3	1.5 V/ 1.5 V	K4V4G1646E-BC1A	1000	1204	Production ready
				K4V4G1646E-BC11	900	1204	Production ready
	Micron	0x5	1.5 V/ 1.5 V	MT41K256M16HA- 107G-E	900	N/A	Production ready
				H5TQ2G3A3FR-11C	900	N/A	Production ready


Table 2. N14M-GE/GL DDR3 Recommended Memories 256Mx16 Configuration





Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CR (MHz)	Memory Date Code Minimum	Status
256Mx16 DDR3	Samsung	0x5	1.5 V/ 1.5 V	K4V4G1646E-HC11	900	N/A	Production ready
				AT41K256M16HA- 107G-E	900	N/A	Production ready
	Micron	0x5	1.5 V/ 1.5 V	MT41K256M16HA- 107G-E	900	N/A	Production ready
				H5TQ4G3A4FR-11C	900	N/A	Production ready

Table 1. N14M-GE/GL/DDR3 Recommended Memories 128Mx16 Configuration




Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CR (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Micron	0x1	1.5 V/ 1.5 V	MT41J128M16JT- 093G-K	1000	1234	Production ready
				MT41J128M16JT- 107G-K	900	1150	Production ready
	Samsung	0x5	1.5 V/ 1.5 V	K4V2G1646E-BC1A	1000	1204	Production ready
				K4V2G1646E-BC11	900	1204	Production ready
256Mx16 DDR3	Micron	0x5	1.5 V/ 1.5 V	MT41K256M16HA- 107G-E	900	N/A	Production ready
				H5TQ2G3A3FR-11C	900	N/A	Production ready

Vendor	Strap	Q PN	Mfr. PN	Freq.	GPU
Micron	0001	AKD5PGSTL05	MT41K256M16HA-107G:E	900MHz	N14P-GT1 & GV2
Hynix	0110	AKD5MGWTH17	H5TQ2G3D3FR-11C	900MHz	N14P-GT






LAYOUT NOTES:
UNDAER: WITHIN 150MILS
NEAR: WITHIN 1378MILS




for meet Power down sequence for +3V GFX




20120911: D6002 no stuff when GC6 support.




0816 GC6 need system 3V to control FBVDDQ



20120914: H/W Add for HWP6 1.5VGFX
2012018: Circuit combination




[17] VMA_DQ[63..0]




```
Fermi : Change to 160 ohm
1 : CS11602JB00 ,RES CHIP 160 1/16W +-5%(0402)
2 : CS11622FB07 ,RES CHIP 162 1/16W +-1%(0402)
```

```
Fermi : Change to 160 ohm
1 : CS11602JB00 ,RES CHIP 160 1/16W +-5%(0402)
2 : CS11622FB07 ,RES CHIP 162 1/16W +-1%(0402)
```



[17] VMC_DQ[63..0]
[17] VMC_DM[7..0]
[17] VMC_WDQS[7..0]
[17] VMC_RDQS[7..0]



CHANNEL B: 1024MB DDR3




Fermi : Change to 160 ohm
1 : CS11602JB00 , RES CHIP 160 1/16W +5%(0402)
2 : CS11622FB07 , RES CHIP 162 1/16W +1%(0402)

Fermi : Change to 160 ohm
1 : CS11602JB00 , RES CHIP 160 1/16W +5%(0402)
2 : CS11622FB07 , RES CHIP 162 1/16W +1%(0402)

mini DP ML (DPP)




ESD Protect (EMC)




Layout Notes:
Place decoupling CAPs close to Connector Close to DP connector

Layout Notes:
Place near Pin13 and Pin14




MINI DP connector (DPP)




mDP AUX (DPP)


20121018 : Follow Intel DG to exchange pin1/6 of Q41




DP_CAD	Behavior
Low	DP signal (AC couple)
High	TMDs signal (DC couple)




eDP Power (LDS)





eDP Backlight Control (LDS)




eDP Brightness Control (LDS)




eDP (LDS)




Touch Panel interrupt signal :
1016 : Exchange Q59 pin 1 & 3 direction to prevent leakage




HDMI Cost Reduced level shift (HDM)




HDMI connector (HDM)




HDMI DDC (HDM)



EMI (EMC)



HDMI-detect (HDM)







Quanta Computer Inc.
PROJECT : ZQK
HDMI

Size	Document Number	Rev
		1A
Date:	Monday, January 07, 2013	Sheet 25 of 46



mSATA Redriver (HDD)



MINI-CARD WLAN(MPC)


+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA

Check LED signal. (active high or low)
H=5.2mm




LAYOUT NOTE:
CLOSE TO CONNECTOR


mSATA (HDD)




LAYOUT NOTE:
CLOSE TO CONNECTOR



Leakage circuit (MPC)




MAIN SATA HDD (HDD)




TPM (TPM)

27





3/5VPCU reset switch (CLG)




CARD READER CONNECTOR (MMC)

Share Pin				
SP1	SD D7			xD RDY
SP2	SD D6	MS INS#		xD RE#
SP3	SD D5			xD CE#
SP4	SD D4			xD WE#
SP5	SD D1	MS CLK		xD D6
SP6	SD D0	MS D7		xD D5
SP7	SD CLK	MS D3		xD D4
SP8	SD CMD	MS D6		xD D3
SP9	SD D3	MS D2		xD D2
SP10	SD D2			xD D7
SP11		MS BS		xD CLE
SP12	SD WP	MS D1		xD WP#
SP13	SD CD#	MS D5		xD ALE
SP14		MS D4		xD D0
SP15		MS D0		xD D1
SP16				xD CD#



EMI




SD/MMC CARD READER (MMC)




Codec (ADO)




HEADPHONE/Mic combo (AMP)





Internal Speaker (AMP)



INT DMIC (AMP)







USB Charger to 3.0 (USB)


Name	USB data	State	Max Current	Apple Device
SDP	YES	S0-S3	500mA	500mA
CDP	YES	S0-S3	1500mA	500mA
DCP,Auto	NO	S4-S5	1800mA	1800mA

CH@: Default stuff





I/O board (USB)






32




LED(UIF)


Power LED



Battery




Stitching cap (EMC)





HOLE(OTH)


33



BATT Enable short pad



+3VPCU_EC and +3V_RTC
minimum trace width 12mils.



20120217 reserve iRST function.







Figure 1: Schematic diagram of the HWP-GP circuit. The diagram shows a series of components connected in a chain. On the left, there are input ports labeled with addresses and names: [39] HWP_G_VCCSA, [41] HWP_G_1.8V, [38,39] HWP_G_VTT, [37] HWP_G_1.5V, [36] SYS_HWP_G, and [7,40] GFX_PWRGD. These connect to a central block labeled 'HWP-GP' which contains several internal components: D26, D27, D29, D23, and D25. The output of the HWP-GP block is connected to a final output port labeled 'HWP_G'.

Pin10 ILIM=0.793V
Rsr = 0.01ohm

 Quanta Computer Inc. PROJECT : ZQK				Rev. 1.
Size	Document Number Charger(BQ24737RGR)			
Date:	Monday, January 07, 2013	Sheet	35 of 46	




Quanta Computer Inc.
PROJECT : ZQK




	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

Size	Document Number DDR 1.5V(TPS51216)	Rev 1A
Date:	Monday, January 07, 2013	Sheet 37 of 46



Quanta Computer Inc.
PROJECT : ZQK

Size	Document Number	Rev
	+1.05V (TPS51219)	1A
Date:	Monday, January 07, 2013	Sheet 38 of 46



VID0	VID1	+VCCSA
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V


default 0.9V




Quanta Computer Inc.


PROJECT : ZQK


Size	Document Number	Rev
	VCCSA(TPS51463)	1A
Date:	Monday, January 07, 2013	Sheet 39 of 46






R2







10/5 Reserve switching power for +1.5V_GFX


```
OCP=7.5A
L_ripple_current
=(19-1.5)*1.5/(2.2u*290k*19)
=2.165A
Vtrip=7.5-(2.165/2)*14mohm
=0.0898V
Rlimit=0.0898/10uA*8=71.873Kohm
```







Power Sequence



All rails must be powered off within 10 ms from the first rail powering off.



Model	Date	CHANGE LIST
ZQK	1203	1.Change C774 from 0.1uF to 39pF for ESD 2.Add C841~C850 39pF for ESD 3.Change U19,U21,U23,U26,U43,U46,U48,U49 PN from AKD5JGST404 to AKD5JGST407
	1205	1.Change LED1/LED2 PN : BEB00028ZA0 : FP : led19-123-y2st1d-c30-2t-4p 2.Change R383/R392 from 47 ohm to 56 ohm
	1206	1.Change SW2 PN : DHPATE2CK03 : FP : sw-ate-2ck-v-tr-4p
	1210	1.Delete PL2/PL3/PL4/PL5 2.Add RTC charge circiut and modify CN14 PN and FP (DFHS02FS032/ml1220-smt) 3.Update CN4 FP to "dp-adis0022-p001a-20p-smt"
	1211	1.Add mSATA re-driver circuit 2.Change CN22 PN & FP as same as CN13
	1212	1.Modify Hole4 FP to H-TC197BC142D142P2 2.Change mSATA redriver power rail to +1.5V
	1213	1.Add R828~R831 for co-layout 2.Add N14M-GE binary strap setting information
	1214	1.Change USB DB power to 4 pins 2.Change CN4 PN to DFTD20FR001
	1217	1.Update Hole6/Hole17/Hole22 FP 2.Add C866 by FAE suggestion 3.Change C706 from 10uF to 4.7uF 4.Add pull down 100K by EC-Anda command (R832/R833/R834) 5.Change TEMP_MBAT fromPJ1 pin 5 to pin 6 (BATT_EN#) , then pin 6 is NC pin 6.Un stuff PR96 7.Add R835 and change R785 to 5.1M ohm 8.Mark R746 to NSW@ due to pin18 of U7 has internal +3V
	1219	1.SUSLED# power from +3V_S5 to +3V_PCU (for Deep S3) 2.Change eDP connector CN8 PN and FP (DFHS40FS095 / gs12401-1011-40p-r-nh-smt)
	1220	1.Add net PCH_SUSWARN# connect to Pin78 of EC (GPJ2) 2.Add net PCH_SUSACK# connect to Pin79 of EC (GPJ3)
	1221	1.Change PR191 PU voltage from +3V to +3V_S5
	1224	1.Unstuff PR28/PR30 2.Reserve R837
	1225	1.Change PU4 PN from AL001642000 to AL001642001
	1226	1.Change U15 PN from AJ085870F03 to AJ085870F04
	1228	1.Co-layout mSATA re-driver IC-U51 (PS8521A & ASM1466)
	0102	1.Unstuff PR191 (Already PU on HW side) 2.Reserve R842/R843
	0103	1.SWAP EC pin : BATLED1# change to pin32 ; ME_WR# change to pin25
	0104	1.Change U38 PN from AJ0QPRG0T03 to AJSLJ8C0T05
	0107	1.Update Hole6/Hole17 FP 2.Update Pad1 PN to FBZRK011010 3.Update Hole4 PN to FBAJ2005010

		Quanta Computer Inc.		DOC NO.	PROJECT MODEL :	ZQK	APPROVED BY:		DATE:
PROJECT : ZQK		Change list			PART NUMBER:		DRAWING BY:		REVISION:
Date: Monday, January 07, 2013		By: [signature]							