





R18D INTEL UMA/DISCRETE SYSTEM DIAGRAM










Max 22A VTT Rail Values are
Auburndal VTT=1.05V
Clarksfield VTT=1.1V




Please note that +VCC_GFX_CORE
should be 1.05V in Arrandale



	DIS	UMA
Ra	0 ohm	NA


	DIS	UMA
Rc	NA	4.7K
Rd	NA	0 ohm
Re	NA	0 ohm
Rf	NA	NA

<3.5,13,14,31,34,35,38,40>	+1.05V_VTT
<3.15,16,38,37,38>	+1.5VSUS
<5.14,34>	+1.8V
<40>	+VCCORE_CPU
<5>	+1.5V_CPU
<5,7,35>	+VCCORE
<5,7,35>	+VCCITG



PROJECT : R18D
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PROCESSOR 47(Power2)	1A
Date: Tuesday, February 15, 2011	Sheet	6 of 42






 PROJECT : R18D Quanta Computer Inc.		
Size Custom	Document Number PROCESSOR 57(POWER3)	Rev 1A
Date: Tuesday, February 15, 2011	Sheet	7 of 42



A	B
---	---

A	B
---	---






Vender
Socket DG008000031
EON - EN25F32-100HIP
AKE39FN0Q00 IC FLASH(8P) EN25F32-100HIP (SOIC)
WINBOND - W25Q32BVSSIG
AKE391P0N00 IC FLASH(8P) W25Q32BVSSIG(SOIC)




PROJECT : R18D
Quanta Computer Inc.

Size Custom	Document Number PCH 1/5 (SATA,HDA,LPC)	Rev 1A
Date: Tuesday, February 15, 2011		Sheet 10 of 42











IBEX PEAK-M (PCI, USB, NVRAM)



IBEX PEAK-M (GND)



<12> GNT3# 

Al6 swap override Strap/Top-Block Swap Override jumper	
GNT3#	Low = Al6 swap override/Top-Block Swap Override enabled High = Default




Board ID	ID0 GPIO24	ID1 GPIO45	ID2 GPIO57	ID3 GPIO34	ID4 GPIO35	ID5 GPIO38
UMA/DIS	0=UMA 1=DIS.					
1.1/1.0		1=1.1 0=1.0				
Reserve			0=No 1=Yes			
Reserve				0=No 1=Yes		
Reserve					0=No 1=Yes	
Reserve						0=No 1=Yes


BOARD ID1設成HIGH代表Rockey 1.1





PROJECT : R18D
Quanta Computer Inc.


Size Custom	Document Number PCH 4/5 (GPIO & Strap)	Rev 1
Date: Tuesday, February 15, 2011	Sheet 13 of 42	




















<2,3,10,11,12,13,14,15,16,17,22,23,24,25,26,27,29,30,31,32,35,36,38> +3V
<17,20,36> +3V_GFX
<17,18,36> +1.05V_GFX





N12P-GV -> 0x17F
N12M-GE -> 0xA7A 1010 -> PU15K



Logical Strap Bit Mapping		
	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	RAMCFG[0]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	RESERVED	PCIE_MAX_SPEED	DP_PLL_VDD33V

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI (Ra)
0000		Reserved		
0010	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Hynix		PD 15K
0011	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Samsung		PD 20K
0110	DDR3 128Mx16x4, 128bit, 1GB, 800MHz	Hynix		PD 35K
0111	DDR3 128Mx16x4, 128bit, 1GB, 800MHz	Samsung		PD 45K
XXXX				
XXXX				



GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	Memory VREF SELECT
11	I/O	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	THERM_LOAD_STEP_DOWN
14	OUT	N/A	THERM_LOAD_STEP_UP




PROJECT : R18D
Quanta Computer Inc.

Size	Document Number	Rev
Custom	N12P-GV(GPIO/STRAPS)	1A
Date: Tuesday, February 15, 2011	Sheet 26 of 42	

CHANNEL A: 256MB/512MB DDR3


21




LID Switch




CRT PORT



HOLE



CPU




VGA





PROJECT : R18D
Quanta Computer Inc.

Size Custom	Document Number CRT,Hole	Rev 1A
Date: Tuesday, February 15, 2011		Sheet 24 of 42



CPU FAN




SATA HDD CONNECTOR



SATA ODD CONNECTOR




follow INTEL DG change eject PU to +3V.




PROJECT : R18D
Quanta Computer Inc.

Size	Document Number	Rev
Custom	HDD/ODD/FAN	1A
Date: Tuesday, February 15, 2011	Sheet 25 of 42	










IND SMD 4.7UH $\pm 20\%$ 680MA (CBC2518T4R7M)
CV-4707M200




Power trace Layout 寬度 > 60mil
> 60mil



Transformer for 10/100



Lan Con.







<3B> +3V_LANVCC
<2,3,10,11,12,13,14,15,16,17,19,22,23,24,25,26,27,30,31,32,35,36,38> +3V





PROJECT : R18D
Quanta Computer Inc.

Size	Document Number	Rev
Custom	RTL8165EH	1A
Date: Tuesday, February 15, 2011	Sheet 29 of 42	





	PROJECT : R18D Quanta Computer Inc.		
	Size Custom	Document Number EC (KB3926)ROM	Re 1
	Date: Tuesday, February 15, 2011	Sheet 31 of 42	







PROJECT : R18D		
Quanta Computer Inc.		
Site	Document Number	Rev
Custom	+5V/+3V (RT8206B)	1A
Date	Wednesday, February 16, 2011	Sheet 33 of 42



PROJECT : R18D		
Quanta Computer Inc.		
Site	Document Number	Rev
Custom	+1.1V VTT / PCH	1A
Date: Wednesday, February 16, 2011	Sheet 34	of 42













5.1A

0.04



	PROJECT : R18D Quanta Computer Inc.		
	Size Custom	Document Number Dis-charge IC (G5934)	Rev 1A
Date: Wednesday, February 16, 2011 Sheet 38 of 42			





 PROJECT : R18D Quanta Computer Inc.		
Smt Custom	Document Number +1.05V (RT8228A)	Rev 1A
Date: Wednesday, February 16, 2011 Sheet 41 of 42		

-->Pre SI
Page 19
1.Delete L5005, C5096,C5097,C5098,C5099,CS100 and connect +SP_PLLVDD to +NV_PLLVDD
2.L5004 change to bead 220ohm (ESR=0.5) 0603.
3.C5085 change to 22uF_0805
Page 11
1.delete Q35.
Page 17
1.delete L5000 and C5074.
2.connect +3V GFX to GPU ball A09 with a 0.1uF cap C5075.
3.New add R5060 for test
4.L5001 change to bead 120ohm@100MHz (ESR=0.18ohm) 0603.
5.C5073 should be 4.7uF X7R 0805.
6.C5072 should be 1uF X7R 0603.
7.C5071 should be 0.1uF X7R 0402.
8.PCIE change to PEX_TX0-7 and PEX_EX0-7 on GPU side for X8 lane configuration
9.unstuff R5009 and R5008 Q5002 stuff for test
9.delete L5002 for Widai recommend
Page 18
1.L5003 change to bead 30ohm (ESR=0.01) 0603.
2.C5085 change to 1uF_X7R_0603
3.Delete C5084.
Page 21
1.R5096 and R5103 change to 162ohm_1%.
Page 31
1.New add R5105 and R5106 2.2K pull up resistors to +3V for GPUT_CLK and GPUT_DATA on EC side.
2.Delete D20,Q25,D19,R500.
Page 20
1.delete R5081,R5082,R5082.
2.New add R5085 and R5086 10K pull down resistors to GFX_CORE_CNTRL0 and GFX_CORE_CNTRL1
3.Change R5047 to 5K pull up for ROM_SCLK
4.Change R5080 to 10K for JTAG_TRST# pull down.
5.R5084 can be no stuff for JTAG_TCK
6.New add Q5010 for AC/Batt# function.
7.New add Q5011.



PROJECT : R18D
Quanta Computer Inc.

Date	Document Number	Rev
C	Change list	2A
Date: Wednesday, February 16 2011 1 Sheet 42 of 42		