







Tablet SYSTEM BLOCK DIAGRAM

BOM P/N	Description
---------	-------------

Memory Down









256MB*16 DDR III 1333/1600 MHZ



X'TAL 32.768KHz

X'TAL 25MHz



BOM Option Table	
Reference	Description
EV@	Optimize SKU
SNB@	For Sandy bridge.
IVB@	For Ivy bridge.
IV@	For UMA.
*	do not stuff


Ivy Bridge Processor (DMI, PEG, FDI)

PEG_ICOMPI and RCOMPO signals should be shorted and routed with


- max length = 500 mils
- typical impedance = 43 mohms

PEG_ICOMPO signals should be routed with

- max length = 500 mils
- typical impedance = 14.5 mohms



Thermal Sensor



DP_COMP and ICOMPO signals should be shorted near balls and routed with

- typical impedance < 25 mohms


DG 1.0 :

The recommended AC cap value is changed to 220nF for compatibility with PCIe Gen3 on future platforms.


For Gen2 only designs, it is acceptable to continue to use the 100nF capacitor.

ALERT# Pull Up Value	Alert temperature point
2K ohm	75 degree
7.5K ohm	90 degree
10.5K ohm	100 degree
14K ohm	105 degree
18.7K ohm	110 degree

DP & PEG Compensation



eDP Hot-plug (Disable)



CAD Note: Place PU resistor within 2 inches of CPU

HPD PU/PD resistor values based on CRB and different to DG


Quanta Computer Inc.

PROJECT : EE3


Size Document Number Ivy Bridge 1/5 Rev 3A

Date: Wednesday, September 12, 2012 Sheet 2 of 32

Ivy Bridge Processor (CLK,MISC,JTAG)





Thermal Trip<CPU>






s3 leakage circuit

If PM_DRAM_PWEGD connector, the R5180 must stuff.



Sandy Bridge Processor (DDR3)




Sandy Bridge Processor (POWER)

CPU VCCIO
 IVY 17W:8.5A
SNB : Spec Cose down
 330uF/6mohm x 2 330uF/6mohm x 1
 10uF x 10 10uF x 10
 1uF x 26 1uF x 26

CPU VCCAXG
 IVY 17W:TDC 18A
Spec Cose down
 3.9mΩ/LoadlineDesign 3.9mΩ/LoadlineDesign
 total : 1uF x 11 total : 1uF x 11
 total : 10uF x 6 total : 10uF x 12
 total : 22uF x 6 total : 470u x 1 (power side*2)
 total : 470u x 1 (power side*2)

Sandy Bridge Processor (GRAPHIC POWER)



CPU VDDQ
 IVY 45W: 5A
Spec
 330uF/6mohm x 1
 10uF x 8
 1uF x 10



VCCAXG_SENSE/VSSAXG_SENSE R=100, Trace impedance 15.5-34.5, <25mils.



CPU VCCPL
 IVY 17W:1.5A
Spec Real
 330uF/7mohm x 1 10uF x 1
 1uF x 2 1uF x 2
IVY SPEC
 330uF x 1, 10uF x 1, 1uF x 2
 Socket BOT edge.

IVY SPEC
 10uF 8 x 2 Socket BOT edge.
CPU VCCSA
 IVY 17W: 6A
Spec Real
 330uF/7mohm x 1 10uF x 3
 10uF x 5 10uF x 3



Sandy Bridge Processor (GND)


Sandy Bridge Processor (RESERVED, CFG)



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training




Quanta Computer Inc.
PROJECT : EE3


Need notice BIOS if DMI or FDI reverse.



IMVP_PWRGD PU +3V
PWR0K_EC PD
so AND gate output dont need PD again




RTC Circuitry(RTC)




IDA Bus(CLG)




PCH JTAG Debug (CLG)




PCH Dual SPI (CLG)



PCH2 (CLG)



CPT/PPT (HDA, JTAG, SATA)



DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.

SATA0GP/GPIO21
SATA4GP/GPIO16
SATA5GP/GPIO49
If these pins are unused use 8.2k
to 10k pull-up to +Vcc3.3 or 8.2k
to 10k pull-down to ground

PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V _{IO}  SPKR									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	 (9)									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC _{IO} 									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = effect (default)(weak pull-down 20K) 1 = overridden	ME_WRI _{IO}  (2)									
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss (weak pull-down 20K) 1 = Set to Vcc	 C-test change to +1.35V SUS  (10) (3)									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)	 (10)									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S5 _{IO} 									
GPIO15	Intel ME Crypto Transport Layer Security (TLS) cipher suite internal PD	RSMRST	0 = Disable (Default) 1 = Enable	+3V_S5 _{IO} 									
DSWVREN	DEEP S4/S5 well On Die DSW VR Enable	DSW	High = Enable (Default) Low = Disable	+3V_RTC _{IO}  (7)									
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.35V_SUS _{IO}  (9)									
				C-test change to +1.35V SUS									

Used as GPIO only. at chklist 1.2

(9) **Default weak pull-up on GNT0/1#**
[Need external pull-down for LPC BIOS]






ME_WR default EC setting folating

for future CPU, Sandy Bridge NC
DF_TVS needs to be pulled up to VccDFTerm power rail
through 2.2 kOhm $\pm 5\%$ - R361 change to 0 or not??

Needs to be pulled High for Huron River platform.
chklist 1.2

CPT/PPT (PCI, USB, NVRAM)

CPT/PPT (PCI-E, SMBUS, CLK)





DDRIII Memory down strap


RAM	RAM_ID0	RAM_ID1	RAM_ID2	RAM_ID3
Hynix 1333	0	0	0	0
Elpida 1333	1	0	0	0
Elpida 1600	0	1	0	0

Optimize SKU


SKU_ID1 (GPIO16)	SKU_ID0 (GPIO18)	VGA H/W Signal	Setup Menu	
UMA Only	0	0	UMA	Hidden
dGPU Only	0	1	GPU	Hidden
Switchable (Max)	1	0	UMA+GPU	dGPU/SG
Optimize (Maxless)	1	1	UMA	UMA/SG



CPT/PPT (GPIO, VSS_NCTF, RSVD)



GPIO Pull-up/Pull-down(CLG)



GPIO27 : If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.

USB3.0 IC CTL

LOW = USB3.0 IC



DMI TERMINATION VOLTAGE OVERRIDE


Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)



high VDDR=+1.35V_SUS for DOR3L

Low VDDR =+1.5V_SUS(default)

assign to VID for VDDR control




SV_SET_UP


High = Strong (Default)



SGPIO



MFG-TEST



Quanta Computer Inc.

PROJECT : EE3

Size	Document Number	Rev
	Panther Point 4/6	3A

Date: Wednesday, September 12, 2012 Sheet 10 of 32

SATA2GP : strap for reserved at chklst 1.2

SATA3GP : strap for reserved at chklst 1.2

NOTE: The internal pull-down is disabled after PLTRST# deasserts.

NOTE: This signal should not be pulled high when strap is sampled.

FDI TERMINATION VOLTAGE OVERRIDE


LOW - Tx, Rx terminated to same voltage

G_SENSOR_ID

High = Disable (Default)

Low = Enable


CPT/PPT (POWER)



 Quanta Computer Inc. PROJECT : EE3	
Size	Document Number
Panther Point 5/6	
Date:	Wednesday, September 12, 2012
Sheet	11 of 32

IBEX PEAK-M (GND)







LED Driver-IC

Penal SPEC:
Iout:72~82mA
Vout:27~29.7V
LED string 9S4P


SH@ ----> sharp panel1




LCD Power




Backlight Control



LCD CONNECTOR




FRONT CCD CONNECTOR




HDMI

from PCH




HDMI-detect




I2C

MOS close to connector





EMI


HDMI-Type D connector




(19) ALS_INT_R



(19)



1



Date: Wednesday, September 12, 2012 Sheet 17 of 32


Thermal Remote Sensor




	Resiger Base Address
BADD=0	2E / 2F
BADD=1 (default)	4E / 4F

 Quanta Computer Inc. PROJECT : EE3		Rev 1D
Size	Document Number	
RTS5209-GR (Card Reader)		
Date:	Wednesday, September 12, 2012	Sheet 18 of 32


Mini Card 1 (MPC)




mSATA




SCREW HOLE



BATT Enable short pad




EE RETURN-PATH CAPACITORS





201201117 C765 for EMI suggestion.
201201119 Add C2765 for EMI suggestion to GND.

20111128 del C508/C704/C479/C497 and change path cap power well.


EC(KBC)




SM BUS PU(KBC)



HWPG(KBC)





+5VPCU
5 Volt +/- 5%
TDC : 1.7A
PEAK : 2.2A
OCP : 3A
Width : 80mil

OCP:3A
L(ripple current)
=(9-5)*5/(6.8u*0.3M*9)
=1.089A
Iocp=3-(1.089/2)=2.46A
Vth=(2.46A*14mOhm)+1mV=35.37mV
R(Ilim)=(35.37mV*8)/10uA
=28.299K

+3VPCU
3.3 Volt +/- 5%
TDC : 3.5A
PEAK : 5A
OCP : 6A
Width : 160mil

OCP:6A
L(ripple current)
=(9-3.3)*3.3/(3.3u*0.355M*9)
~1.784A
Iocp=6-(1.784/2)=5.11A
Vth=(5.11A*14mOhm)+1mV=72.51mV
R(Ilim)=(72.51mV*8)/10uA
=58.009K

TDC : 1.5A
PEAK : 2A
Width : 60mil


TDC : 0.2A
PEAK : 0.3A
Width : 10mil

TDC : 2A
PEAK : 2.6A
Width : 80mil

TDC : 0.15A
PEAK : 0.2A
Width : 10mil

TDC : 0.75A
PEAK : 1A
Width : 40mil

TDC : 0.38A
PEAK : 0.5A
Width : 20mil



+1.35V_SUS
1.35 Volt +/- 5%
TDC : 6.5A
PEAK : 8.66A
OCP : 10A
Width : 260mil

VREF=1.8V

OCP=10A
L ripple current
= $(19-1.35) \cdot 1.35 / (1\mu \cdot 400k \cdot 19)$
=3.135A
Vtrip= $10 - (3.135/2) \cdot 14mohm$
=0.11805V
Rlimit= $0.11805 / 10\mu A \cdot 8 = 94.442Kohm$

Mode	Frequency	Discharge mode
200K	400K	Tracking Discharge
100K	300K	Tracking Discharge


	S3	S5	+1.35V_SUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF



Quanta Computer Inc.


PROJECT : EE3


Size	Document Number	Rev
	DDR 1.5V(TPS51216)	1A
Date:	Wednesday, September 12, 2012	Sheet 25 of 32




Quanta Computer Inc.
PROJECT : EE3

Size	Document Number	Rev
	+1.05V (TPS51219)	1A
Date:	Wednesday, September 12, 2012	Sheet 26 of 32






C-test remove +1.8V



Thermal protection

Need fine tune
for thermal protect point

Note placement position




For EC control thermal protection (output 3.3V)




Quanta Computer Inc.
PROJECT : EE3

Size	Document Number	Rev
	+1.5V/+1.8V/Thermal	1A
Date:	Wednesday, September 12, 2012	Sheet 29 of 32

POWER TREE



Thermal Follow Chart




SM BUS ARRANGEMENT TABLE

SMBus	Function define	Address
SMB_PCH_CLK SMB_PCH_DAT	N/A	
SMB_ME0_CLK SMB_ME0_DAT	N/A	
SMB_ME1_CLK SMB_ME1_DAT	PCH - EC	0x96
STM_SCLK STM_SDATA	SENSOR HUB	
THM_CLK THM_DATA	EC - THERMAL	0x98
MBCLK MBDATA	EC - CHARGER EC - BATTERY	0x12 0x16

USB PORT TABLE

EHC11		EHC12	
USB0	CCD FRONT	USB8	CCD REAR
USB1	MB USB PORT	USB9	DEBUG RESERVE
USB2	TOUCH PANEL	USB10	BT
USB3	N/A	USB11	SENSOR HUB
USB4	N/A	USB12	POGO PIN
USB5	N/A	USB13	N/A
USB6	N/A		
USB7	N/A		



Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ALWAYS	S0	S3	S5
VIN	+10V~+19V	MAIN POWER	ALWAYS	☐	☐	☐	☐
+3V_RTC	+3V~+3.3V	RTC POWER	ALWAYS	☐	☐	☐	☐
+3VPCU	+3.3V	EC POWER/WLAN/Hall sensor/PCH	ALWAYS	☐	☐	☐	☐
+5VPCU	+5V	CHARGE POWER/1.5V PWM	ALWAYS	☐	☐	☐	☐
+15V	+15V	CHARGE PUMP POWER	ALWAYS	☐	☐	☐	☐
+3V_S5	+3.3V	LAN/SPI/TPM POWER/PCH	SS_ON		☐	☐	☐
+5V_S5	+5V	USB/PCH POWER	SS_ON		☐	☐	☐
+5V	+5V	HDD/ODD/Codec/HDMI POWER	MAINON		☐		
+3V	+3.3V	PCH/GPU/Peripheral component/TP POWER	MAINON		☐		
+1.35V_SUS	+1.35V	CPU/SODIMM CORE POWER	SUSON		☐	☐	
+0.675V_DDR_VTT	+0.675V	SODIMM Termination POWER	MAINON		☐		
+VCC_GFX	variation	Internal GPU POWER	VRON		☐		
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON		☐		
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON		☐		
+1.05V_VTT	+1.05V	PCH CORE POWER/IVY/SNB bridge VCCIO	MAINON		☐		
+VCCSA	+0.9V	CPU POWER	HWPG_VTT		☐		
+VCC_CORE	variation	CPU CORE POWER	VRON		☐		
LCDVCC	+3.3V	eDP LCD POWER	LVDS_VDDEN		☐		

[illegible]