


VER : 1A

# ZK6 MB Block Diagram

| BOM P/N     | Description            |
|-------------|------------------------|
| 312K6NB0000 | UMBA / BIOS<br>00 / 10 |
| 412K6CS0000 |                        |
| 512K6S80000 |                        |
| 312K6NB0010 |                        |
| 412K6CS0010 |                        |
| 512K6S80010 |                        |


BOM Option Table

| Reference | Description             |
|-----------|-------------------------|
| I@        | INT VGA                 |
| E@        | EXT VGA                 |
| SP@       | SPECIAL FOR EXT/INT VGA |
| *         | DNI                     |



<http://laptop-motherboard-schematic.blogspot.com/>

# Clock Generator




SRC2 Register5/Bit7 = 1, Register5/Bit6 = 1  
SRC4 Register5/Bit5 = 1, Register5/Bit4 = 1  
SRC8 Register3/Bit3 = 0, Register6/Bit6 = 1  
SRC6 Register6/Bit7 = 1, Register3/Bit3 = 0


## CPU Clock select



| FSC | FSB | FSA | Frequency |
|-----|-----|-----|-----------|
| 0   | 0   | 0   | 266Mhz    |
| 0   | 0   | 1   | 133Mhz    |
| 0   | 1   | 1   | 166Mhz    |
| 0   | 1   | 0   | 200Mhz    |
| 1   | 1   | 0   | 400Mhz    |
| 1   | 1   | 1   | Reserved  |
| 1   | 0   | 1   | 100Mhz    |
| 1   | 0   | 0   | 333Mhz    |




## Clock Generator Strap table




**Quanta Computer Inc.**  
**PROJECT : ZK6**


|                              |                 |        |
|------------------------------|-----------------|--------|
| Size                         | Document Number | Rev 1A |
| <b>CLOCK GENERATOR</b>       |                 |        |
| Date: Friday, April 24, 2009 | Sheet 2 of 42   |        |



# Thermal Trip




# Processor hot




# CPU 1/2

# CPU Thermal monitor



# XDP PU/PD



**Quanta Computer Inc.**

**PROJECT : ZK6**



**CPU Host Bus**

Size Document Number


Date: Friday, April 24, 2009

Sheet 3 of 42

Rev 1A





Layout Note:  
Place these parts  
reference to Intel demo  
board.




VCC:38A (Low power type)  
VCC:47A (Standard type)

Layout Note:  
Inside CPU center cavity in 2 rows

VCCP : 2.5A(Supply after VCC Stable)  
4.5A(Supply before VCC Stable)



VCCA:130mA



Layout Note:  
Z0=27.4,PU/PD L<1"

Montevina platform : Early Reference Board Schematics Feb 2007. Rev 1.0  
stuff 22U\*34, NC 22U\*2  
stuff 330U\*2, NC330U\*2



Quanta Computer Inc.  
PROJECT : ZK6


| Size | Document Number | Rev |
|------|-----------------|-----|
|      | CPU Power       | 1A  |

Date: Friday, April 24, 2009 Sheet 4 of 42

CPU 2/2

<http://laptop-motherboard-schematic.blogspot.com/>


|                    |             |
|--------------------|-------------|
|                    | QCI P/N     |
| Intel Cantiga (G)M | AJSLB940T04 |
| Intel Cantiga (P)M | AJSLB970T06 |



0.3125\*VCCP  
WIDE(10):SPACING(20),  
L<0.5"

Layout Note:  
WIDE(10):SPACING(20),  
L<0.5"

2/3\*VCCP  
WIDE(10):SPACING(20),  
L<0.5"



HOST

GMCH (CANTIGA)



<http://laptop-motherboard-schematic.blogspot.com/>

|                                                                                                                                           |  |      |                        |       |
|-------------------------------------------------------------------------------------------------------------------------------------------|--|------|------------------------|-------|
|  <b>Quanta Computer Inc.</b><br><b>PROJECT : ZK6</b> |  | Size | Document Number        | Rev   |
|                                                                                                                                           |  | 1A   | 5                      | 42    |
| <b>GMCH HOST</b>                                                                                                                          |  | Date | Friday, April 24, 2009 | Sheet |


### Strap table

| Pin Name      | Strap description                                         | Configuration                                                                                                                                                                 |
|---------------|-----------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CFG[2:0]      | FSB Frequency Select                                      | 000= FSB 1066MHz<br>010 = FSB 800MHz<br>011 = FSB 667MHz                                                                                                                      |
| CFG[4:3]      | Reserved                                                  |                                                                                                                                                                               |
| CFG5          | DMI X2 Select                                             | 0 = DMI X2<br>1 = DMI X4(Default)                                                                                                                                             |
| CFG6          | iTPM Host Interface                                       | 0 = iTPM Host Interface is enabled<br>1 = iTPM Host Interface is disabled(Default)                                                                                            |
| CFG7          | ME TLS Confidentiality                                    | 0 = AMT Firmware will use TLS cipher suite with no confidentiality<br>1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)                                |
| CFG8          | Reserved                                                  |                                                                                                                                                                               |
| CFG9          | PCIE Graphics Lane Reversal                               | 0 = Reverse Lanes<br>1 = Normal operation(Default)                                                                                                                            |
| CFG10         | PCIE Loopback enable                                      | 0 = Enabled<br>1 = Disabled (Default)                                                                                                                                         |
| CFG11         | Reserved                                                  |                                                                                                                                                                               |
| CFG12         | ALLZ                                                      | 0 = ALLZ mode enable<br>1 = disable(Default)                                                                                                                                  |
| CFG13         | XOR                                                       | 0 = XOR mode enable<br>1 = disable(Default)                                                                                                                                   |
| CFG[15:14]    | Reserved                                                  |                                                                                                                                                                               |
| CFG16         | FSB Dynamic ODT                                           | 0 = Dynamic ODT disable<br>1 = Dynamic ODT Enable(Default)                                                                                                                    |
| CFG[18:17]    | Reserved                                                  |                                                                                                                                                                               |
| CFG19         | DMI Lane Reversal                                         | 0 = Normal (Default)<br>1 = Lanes Reversed                                                                                                                                    |
| CFG20         | Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE | 0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIE is operational (Default)<br>1 = Digital Display port (SDVO/DP/iHDMI) and PCIE are operating simultaneously via PEG port |
| SDVO_CTRLDATA | SDVO Present                                              | 0 = No SDVO/HDMI Device Present(Default)<br>1 = SDVO/HDMI Device present                                                                                                      |
| DDPC_CTRLDATA | Digital Display Present                                   | 0 = Digital display(HDMI/DP) device absent(Default)<br>1 = Digital display(HDMI/DP) device present                                                                            |

### Strap pin





NB Thermal trip pin  
 No use Thermal trip NB side can  
 NC.(NB has ODT)  
**PM\_DPRSTP#**  
 The Daisy chain topology should  
 be routed from ICH9M to IMVP ,  
 then to (G)MCH and CPU, in that  
 order.



**NOTE:**  
If (G)MCH's HD Audio signals are connected to ICH9M for iHDMI, VCCHDA and VCCSUSHD on ICH9M should be only on 1.5V. These power pins on ICH9M can be supplied with 3.3V if and only if (G)MCH's HDA is not connected to ICH9M. Consequently, only 1.5V audio/modem codecs can be used on the platform.


DDR3 PWROK




| SM\_VREF.Default use voltage divider fo  
| poor layout cause +SMDDR\_VREF not  
| meet spec.And Intel circuit PU/PD is  
| 1K,But Check list PU/PD is 10K.



## INTEL FAE Suggest PD for Ext graphics



NB Thermaltrip



```
DDPC_CTRL for HDMI port C |
SDVO_CTRL for HDMI port B |
```

<Checklist ver0.8>  
If TSATN# is not used, then it must be terminated with a 56-Ω pull-up resistor to VCCP.

<Pin out check issue>  
Cantiga EDS 0.7 change Ball B12 to TSATN# from TSATN






**Quanta Computer Inc.**  
PROJECT : ZK6

|       |                        |               |
|-------|------------------------|---------------|
| Size  | Document Number        | Rev           |
|       | <b>GMCH DMI</b>        | <b>1A</b>     |
| Date: | Friday, April 24, 2009 | Sheet 6 of 42 |


IV@  
EV@  
SP@

## IV&EV Dis/Enable setting

If LVDS no use, all signal can NC




## MXM STUFFED.



CRTIREF pull down for IV cantiga 1.02k ohm/F

L<0.5", If PCIE not support still connect to +VCC\_PEG



## IV&EV Dis/Enable setting


<5/31>Montevina\_Schematics\_Checklist\_Rev0\_8  
a)For TVOUT Disabled, TV\_DCONSEL[1:0] Connect to GND. But design guide Rev0.7 show NC.What is correct.  
b)For CRT DAC Disable, CRT\_DDC\_CLK, CRT\_DDC\_DATA, CRT\_HSYNC, CRT\_VSYNC These signals should be connected to GND. But design guide Rev0.7 show NC, Intel suggest follow Design guide.

<check list>  
For EV@  
CRT R/G/B 0ohm to GND  
CRTIREF 0ohm to GND

<check list>  
For IV@  
CRT R/G/B 150ohm to GND  
CRTIREF 976 ohm to GND (>12")



## SP@



PEG\_TXN[15:0] <17>

PEG\_TXP[15:0] <17>




Quanta Computer Inc.


PROJECT : ZK6

GMCH VGA

Size Document Number Rev 1A

Date: Friday, April 24, 2009 Sheet 7 of 42





1. Route VCC\_AXG\_SENSE and VSS\_AXG\_SENSE differentially
2. VCC\_AXG\_SENSE PU to +V GFX\_CORE\_INT with 10ohm and VSS\_AXG\_SENSE PD with 10ohm for Intel suggest

IV@  
EV@  
SP@

1210 10uH, 10%  
0.45A DCR\_max = 0.39

1.05V  
64.8mA for DPLL A/B

1210 10uH, 10%  
0.45A DCR\_max = 0.39

1210 0.1uH, 20%, 1A  
DCR\_max=0.078Q

3.3V  
24.15mA for VCCA\_TVA\_DAC  
39.48mA for VCCA\_TVB\_DAC  
24.15mA for VCCA\_TVC\_DAC  
Total 87.78mA

FB 180@100 MHz, 25% 1.5A  
DCR\_max=90 m

CRB no 10U  
Check list need min 10U-100U for VCCA\_TV\_DAC

1.5V  
48.363mA for CRT  
5mA for TV

FB 220 @100 MHz, 25%, 2A

1.05V  
50mA

1.05V  
50mA

1.05V  
50mA

IV&EV Dis/Enable setting

IV&EV Dis/Enable setting

SP@iINT use 0.01U  
EXT use 0 ohm

SP@iINT use 0.1U  
EXT use 0 ohm

VCCA\_DPLL/A/B always keep to +1.05V  
(If no use IV dynamic core power)

1.8V  
13.2mA

1.05V  
139.2mA

1.05V  
139.2mA

1.05V  
139.2mA

1.05V  
139.2mA

1.05V  
139.2mA

1.05V  
139.2mA

1.05V  
139.2mA

1.05V  
139.2mA

1.05V  
139.2mA

1.05V  
139.2mA

1.05V  
139.2mA

1.05V  
139.2mA

1.05V  
139.2mA

1.05V  
139.2mA

1.05V  
139.2mA

1.05V  
139.2mA

1.05V  
139.2mA

1.05V  
139.2mA

IV&EV Dis/Enable setting

SP@iINT use 1 U  
EXT use 0 ohm

SP@iINT use 1 U  
EXT use 0 ohm

SP@iINT use 1 U  
EXT use 0 ohm

SP@iINT use 1 U  
EXT use 0 ohm

SP@iINT use 1 U  
EXT use 0 ohm

SP@iINT use 1 U  
EXT use 0 ohm

SP@iINT use 1 U  
EXT use 0 ohm

SP@iINT use 1 U  
EXT use 0 ohm

SP@iINT use 1 U  
EXT use 0 ohm

SP@iINT use 1 U  
EXT use 0 ohm

| Power Net Name | Cantiga (V) |
|----------------|-------------|
| VCC_AXG_#      | 1.05V       |
| VCC_AXG_NCTF_# | 1.05V       |
| VCCA_PEG_BG    | 1.5V        |
| VCCA_DPLL_A    | 1.05V       |
| VCCA_DPLL_B    | 1.05V       |
| VCCA_SM_#      | 1.05V       |
| VCCA_HPLL      | 1.05V       |
| VCCA_MPLL      | 1.05V       |
| VCCA_SM_CK_#   | 1.05V       |
| VCCA_PEG_PLL   | 1.05V       |
| VCC_AXF_#      | 1.05V       |
| VCCD_HPLL      | 1.05V       |
| VCCD_PEG_PLL   | 1.05V       |
| VCCD_LVDS_#    | 1.05V       |
| VCCD_LVDS_2    | 1.05V       |
| VCCD_LVDS_3    | 1.05V       |
| VCCD_LVDS_4    | 1.05V       |
| VCCD_LVDS_5    | 1.05V       |
| VCCD_LVDS_6    | 1.05V       |
| VCCD_LVDS_7    | 1.05V       |
| VCCD_LVDS_8    | 1.05V       |
| VCCD_LVDS_9    | 1.05V       |
| VCCD_LVDS_10   | 1.05V       |
| VCCD_LVDS_11   | 1.05V       |
| VCCD_LVDS_12   | 1.05V       |
| VCCD_LVDS_13   | 1.05V       |
| VCCD_LVDS_14   | 1.05V       |
| VCCD_LVDS_15   | 1.05V       |
| VCCD_LVDS_16   | 1.05V       |
| VCCD_LVDS_17   | 1.05V       |
| VCCD_LVDS_18   | 1.05V       |
| VCCD_LVDS_19   | 1.05V       |
| VCCD_LVDS_20   | 1.05V       |
| VCCD_LVDS_21   | 1.05V       |
| VCCD_LVDS_22   | 1.05V       |
| VCCD_LVDS_23   | 1.05V       |
| VCCD_LVDS_24   | 1.05V       |
| VCCD_LVDS_25   | 1.05V       |
| VCCD_LVDS_26   | 1.05V       |
| VCCD_LVDS_27   | 1.05V       |
| VCCD_LVDS_28   | 1.05V       |
| VCCD_LVDS_29   | 1.05V       |
| VCCD_LVDS_30   | 1.05V       |
| VCCD_LVDS_31   | 1.05V       |
| VCCD_LVDS_32   | 1.05V       |
| VCCD_LVDS_33   | 1.05V       |
| VCCD_LVDS_34   | 1.05V       |
| VCCD_LVDS_35   | 1.05V       |
| VCCD_LVDS_36   | 1.05V       |
| VCCD_LVDS_37   | 1.05V       |
| VCCD_LVDS_38   | 1.05V       |
| VCCD_LVDS_39   | 1.05V       |
| VCCD_LVDS_40   | 1.05V       |
| VCCD_LVDS_41   | 1.05V       |
| VCCD_LVDS_42   | 1.05V       |
| VCCD_LVDS_43   | 1.05V       |
| VCCD_LVDS_44   | 1.05V       |
| VCCD_LVDS_45   | 1.05V       |
| VCCD_LVDS_46   | 1.05V       |
| VCCD_LVDS_47   | 1.05V       |
| VCCD_LVDS_48   | 1.05V       |
| VCCD_LVDS_49   | 1.05V       |
| VCCD_LVDS_50   | 1.05V       |
| VCCD_LVDS_51   | 1.05V       |
| VCCD_LVDS_52   | 1.05V       |
| VCCD_LVDS_53   | 1.05V       |
| VCCD_LVDS_54   | 1.05V       |
| VCCD_LVDS_55   | 1.05V       |
| VCCD_LVDS_56   | 1.05V       |
| VCCD_LVDS_57   | 1.05V       |
| VCCD_LVDS_58   | 1.05V       |
| VCCD_LVDS_59   | 1.05V       |
| VCCD_LVDS_60   | 1.05V       |
| VCCD_LVDS_61   | 1.05V       |
| VCCD_LVDS_62   | 1.05V       |
| VCCD_LVDS_63   | 1.05V       |
| VCCD_LVDS_64   | 1.05V       |
| VCCD_LVDS_65   | 1.05V       |
| VCCD_LVDS_66   | 1.05V       |
| VCCD_LVDS_67   | 1.05V       |
| VCCD_LVDS_68   | 1.05V       |
| VCCD_LVDS_69   | 1.05V       |
| VCCD_LVDS_70   | 1.05V       |
| VCCD_LVDS_71   | 1.05V       |
| VCCD_LVDS_72   | 1.05V       |
| VCCD_LVDS_73   | 1.05V       |
| VCCD_LVDS_74   | 1.05V       |
| VCCD_LVDS_75   | 1.05V       |
| VCCD_LVDS_76   | 1.05V       |
| VCCD_LVDS_77   | 1.05V       |
| VCCD_LVDS_78   | 1.05V       |
| VCCD_LVDS_79   | 1.05V       |
| VCCD_LVDS_80   | 1.05V       |
| VCCD_LVDS_81   | 1.05V       |
| VCCD_LVDS_82   | 1.05V       |
| VCCD_LVDS_83   | 1.05V       |
| VCCD_LVDS_84   | 1.05V       |
| VCCD_LVDS_85   | 1.05V       |
| VCCD_LVDS_86   | 1.05V       |
| VCCD_LVDS_87   | 1.05V       |
| VCCD_LVDS_88   | 1.05V       |
| VCCD_LVDS_89   | 1.05V       |
| VCCD_LVDS_90   | 1.05V       |
| VCCD_LVDS_91   | 1.05V       |
| VCCD_LVDS_92   | 1.05V       |
| VCCD_LVDS_93   | 1.05V       |
| VCCD_LVDS_94   | 1.05V       |
| VCCD_LVDS_95   | 1.05V       |
| VCCD_LVDS_96   | 1.05V       |
| VCCD_LVDS_97   | 1.05V       |
| VCCD_LVDS_98   | 1.05V       |
| VCCD_LVDS_99   | 1.05V       |
| VCCD_LVDS_100  | 1.05V       |

External Graphics  
(GMCH Integrated Graphics Disable)

|              |     |
|--------------|-----|
| VCCSYNC_CRT  | GND |
| VCCA_CRT_DAC | GND |
| VCCD_LVDS    | GND |
| VCC_TX_LVDS  | GND |
| VCCA_LVDS    | GND |
| VCCA_TV_DAC  | GND |
| VCCD_QDAC    | GND |
| VCCA_DAC_BG  | GND |
| VCC_AXG      | GND |
| VCC_AXG_NCTF | GND |

Check list : 0.1U  
CRB : 0 ohm  
1210 0.1 ?H, 20% 1A  
DCR max = 78 m

Clock supply(1.5V)  
DDR3(1066):149.5mA

0805 1UH, Rdc = 0.14 - 0.26  
Max rated current = 220 mA

LVDS Transmitter(1.8V)  
118.8mA

1.05V  
Internal connect to power



Quanta Computer Inc.

PROJECT : ZK6


GMCH POWER

Rev 1A

Date: Friday, April 24, 2009 Sheet 10 of 42









### South Bridge Strap Pin (2/3)


| Pin Name                       | Strap description                             | Sampled | Configuration                                      | PUI/PD |
|--------------------------------|-----------------------------------------------|---------|----------------------------------------------------|--------|
| HDA_SYNC                       | PCI Express Port<br>Config 1 bit 0 (Port 1-4) | PWROK   | 0 = Default<br>1 = Setting bit 0                   |        |
| GNT2# / GPIO53                 | PCI Express Port<br>Config 2 bit 2 (Port 5-6) | PWROK   | 0 = Setting bit 2<br>1 = Default                   |        |
| GNT1# / GPIO51                 | ESI Strap(Server Only)                        | PWROK   | 0 = DMI for ESI-compatible<br>1 = Default          |        |
| GNT3# / GPIO55                 | Top-Block Swap Override                       | PWROK   | 0 = "top-block swap" mode<br>1 = Default           |        |
| SPI_MOSI                       | Integrated TPM Enable                         | CLPWROK | 0 = INT TPM disable(Default)<br>1 = INT TPM enable |        |
| GNT0#                          | Boot BIOS Selection 0                         | PWROK   | PCI_GNT#0                                          |        |
|                                |                                               |         | SPI_CS#1                                           |        |
| SPI_CS1# /<br>GPIO58 / CLGPIO6 | Boot BIOS Selection 1                         | CLPWROK | 0                                                  |        |
|                                |                                               |         | 1                                                  |        |



## ICH PWROK




## Resume RST



## M/B ID

ID0 :: ZK=0 , ZR=1  
ID1 :: UMA=0 , MXM=1




| Board ID | ID3 | ID2 | ID1 | ID0 |
|----------|-----|-----|-----|-----|
| default  | 0   | 0   | 0   | 0   |
|          | 0   | 0   | 0   | 1   |
|          | 0   | 0   | 1   | 0   |
|          | 0   | 0   | 1   | 1   |
|          | 0   | 1   | 0   | 0   |


|                                                     |                        |            |          |
|-----------------------------------------------------|------------------------|------------|----------|
| <b>Quanta Computer Inc.</b><br><b>PROJECT : ZK6</b> |                        |            |          |
| Size                                                | Document Number        | ICH9M GPIO |          |
| Date                                                | Friday, April 24, 2009 | Sheet      | 14 of 42 |

## South Bridge Strap Pin (3/3)

| Pin Name | Strap description       | Sampled | Configuration                                                              | PU/PD                   |
|----------|-------------------------|---------|----------------------------------------------------------------------------|-------------------------|
| GPIO20   | Reserved                | PWROK   |                                                                            |                         |
| SPKR     | No Reboot               | PWROK   | 0 = Default<br>1 = No Reboot mode                                          | PCSPK R229 *1K 4 +3V    |
| GPIO49   | DMI Termination Voltage | PWROK   | 0 = for desktop applications<br>1 = for mobile applications<br>Internal PU | DMI_TERM_SEL R446 *1K 4 |



## CLK Enable







## Decoupling capacitor

Close to SO-DIMM0


DDR3 SDRAM  
SO-DIMM (204P)SO-DIMM0  
Smbus address A0

## Decoupling capacitor


Close to SO-DIMM1

DDR3 SDRAM  
SO-DIMM (204P)SO-DIMM1  
Smbus address A2

## MXM Module




## IVDS




## Thermo SMBus




## CRT




## iHDM



<http://laptopmotherboard.schematic.blogspot.com>




| <b>MXM3.0</b> | <b>n-Vidia</b> | <b>AMD</b>   |
|---------------|----------------|--------------|
| LVDS          | LVDS           | LVDS/Int. DP |
| DP_D          | Int. DP        | X            |
| DP_A          | HDMI           | HDMI         |
| DP_C          | Ext. DP/DVI    | Ext. DP/DVI  |
| DP_B          | N/A            | N/A          |







# LAN Controller




## Decoupling CAP



## PLACE NEAR IC SIDE




## EEPROM






**Quanta Computer Inc.**  
**PROJECT : ZK6**  
**AR8131 GLAN**

|       |                        |                |
|-------|------------------------|----------------|
| Size  | Document Number        | Rev            |
|       |                        | 1A             |
| Date: | Friday, April 24, 2009 | Sheet 20 of 42 |




Close to Transformer pin 1,4,7,10


## TRANSFORMER



## RJ45



## BLUETOOTH CONNECTOR



**Quanta Computer Inc.**  
PROJECT : ZK6


|      |                                    |     |
|------|------------------------------------|-----|
| Size | Document Number                    | Rev |
|      | <b>LAN Transformer and RJ45/BT</b> | 1A  |

Date: Friday, April 24, 2009 Sheet 21 of 42



# MINI-CARD

+3.3V: 1000mA  
+3.3Vaux: 330mA  
+1.5V: 500mA

## 9.0mm - Wireless card




## 4.0mm - TV CARD / debug card




**Quanta Computer Inc.**  
**PROJECT : ZK6**

Size Document Number **MINI PCI-E card/TV** Rev 1A  
Date: Friday, April 24, 2009 Sheet 22 of 42



## MAIN SATA HDD



## EE RETURN-PATH CAPACITORS



## ODD (SATA)






**Quanta Computer Inc.**

**PROJECT : ZK6**


|       |                               |                |
|-------|-------------------------------|----------------|
| Size  | Document Number               | Rev            |
|       | <b>SATA-HDD/ODD/USB-ESATA</b> | <b>1A</b>      |
| Date: | Friday, April 24, 2009        | Sheet 23 of 42 |




## SPEAKER/HP AMP.




## SPEAKER




## LINE-OUT/SPDIF0




## LINE IN



## SUBWOOFER







<http://laptop-motherboard-schematic.blogspot.com/>

|                                                                                       |                 |                             |           |
|---------------------------------------------------------------------------------------|-----------------|-----------------------------|-----------|
|  |                 | <b>Quanta Computer Inc.</b> |           |
|                                                                                       |                 | <b>PROJECT : ZK6</b>        |           |
| Size                                                                                  | Document Number | <b>CARD READER RTS5159</b>  | Rev<br>1A |
| Date: Friday, April 24, 2009                                                          |                 | Sheet                       | 26 of 42  |


## POWER BOARD





## LED



## MMB




Close to MMB connector



Quanta Computer Inc.

PROJECT : ZK6

| Size  | Document Number        | Rev            |
|-------|------------------------|----------------|
|       | POWER/MMB/LAUNCH/LED   | 1A             |
| Date: | Friday, April 24, 2009 | Sheet 27 of 42 |




| EN | BA/D0 | BB/D1 | CH-0/A             | CH-1/B             |
|----|-------|-------|--------------------|--------------------|
| 0  | X     | X     | Standby            | Standby            |
| 1  | 0     | 0     | 0dB                | 0dB                |
| 1  | 1     | 0     | Pre-emphasis (5dB) | 0dB                |
| 1  | 0     | 1     | 0dB                | Pre-emphasis (5dB) |
| 1  | 1     | 1     | Pre-emphasis (5dB) | Pre-emphasis (5dB) |

X=don't care



DG2.1 4.2.4 Terminating Unused SATA Interface  
 SATA[1:0]RXp/n, SATA[5:4]RXp/n connect to GND while  
 SATA not be implemented





## H-C276D118P2-8 -- 1 pcs




## H-C315D118P2-8-- 12 pcs HOLES



## H-C236D146P2-8 -- 8 pcs





## H-C197D55P2-8 -- 2 pcs




## H-C197D55P2-8 -- 2 pcs




## H-C197D55P2-8 -- 2 pcs





## USB PORT




## USB/B







## CPU FAN



## TP LOCK Button




## TOUCHPAD & Finger-Printer CONN.





**Quanta Computer Inc.**  
**PROJECT : ZK6**

|                              |                 |        |
|------------------------------|-----------------|--------|
| Size                         | Document Number | Rev 1A |
| <b>KB/FAN/TP+FP</b>          |                 |        |
| Date: Friday, April 24, 2009 | Sheet 29 of 42  |        |



## I/O ADDRESS SETTING


| I/O Address |                  |
|-------------|------------------|
| BADDR1-0    | Data             |
| 0 0         | XOR TREE TEST MO |
| 0 1         | CORE DEFINED     |
| 1 0         | 2Eh 2Fh          |
| 1 1         | 164Eh 164Fh      |

SHBM=0: Enable shared memory with host BIOS




1/13 Confirm by vendor mail :  
Disabled ('1') if using FWH device on LPC.  
Enabled ('0') if using SPI flash for both system BIOS and EC firmware


## SM BUS PU



## ACER ID




## SPI FLASH



1/13 Confirm by vendor mail :  
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)


## HWPG




## INTERNAL KEYBOARD STRIP SET





## CIR




|                                                                                                                                           |                        |                |
|-------------------------------------------------------------------------------------------------------------------------------------------|------------------------|----------------|
|  <b>Quanta Computer Inc.</b><br><b>PROJECT : ZK6</b> |                        | Rev<br>1.      |
| Size                                                                                                                                      | Document Number        |                |
| <b>WPCE775C_0DG &amp; FLASH</b>                                                                                                           |                        |                |
| Date:                                                                                                                                     | Friday, April 24, 2009 | Sheet 30 of 42 |










$$TON = 3.85p \cdot RTON \cdot Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin \cdot TON)$$


Rev.B change  
 $R_{ds} \cdot OCP = R_{ILIM} \cdot 20uA$   
 AO1412  $R_{ds} = 4.6m\Omega$   
 14A OCP ---  $R1 = 3.24K$  (CS23243F930)

$$VOUT = (1 + R2/R3) \cdot 0.75$$

all component in this page would be stuff for UMA only







|                                                                                                                                           |  |                         |
|-------------------------------------------------------------------------------------------------------------------------------------------|--|-------------------------|
|  <b>Quanta Computer Inc.</b><br><b>PROJECT : ZK6</b> |  | Rev<br>1A               |
|                                                                                                                                           |  | Size<br>Document Number |
| <b>Thermal protect</b>                                                                                                                    |  | Sheet<br>37 of 42       |
| Date: Friday, April 24, 2009                                                                                                              |  |                         |

