


Li 37/39 Block Diagram



<http://hobi-elektronika.net>

01


PCB STACK UP

LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT







	2	1	0			
	FSC	FSB	FSA	CPU	SRC	PCI
1	0	1		100	100	33
0	0	1		133	100	33
0	1	1		166	100	33
0	1	0		200	100	33
0	0	0		266	100	33
1	0	0		333	100	33
1	1	0		400	100	33
1	1	1		RSVD	100	33




	PROJECT : EF7			Rev 1A
	Quanta Computer Inc.			
Size Custom	Document Number			
	CLOCK GENERATOR			
Date:	Wednesday, July 02, 2008	Sheet	2 of 34	



Size Custom	Document Number Penryn 1/2 Host	Rev 1A
Date:	Wednesday, July 02, 2008	Sheet 3 of 34





PROJECT :EF7
Quanta Computer Inc.









[2,3,4,6,8,9,12,15,27,30,32] +1.05V

HOST










PROJECT : EF7
Quanta Computer Inc.





DDRII DUAL CHANNEL A, B.


DDRII A CHANNEL



Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM

DDRII B CHANNEL









CLOSE CODEC

ce
ault

ICH_GPIO57 [14]




[4,9,12,15,23,26,27,30] +1.5V
[2,4,6,9,10,11,12,14,15,16,17,18,19,22,23,24,25,26,27,28,29,30,31,32] +3V
[12,14,15,27] 3V_S5




USB Connector
Card Reader
Webcam
BLUETOOTH
NEW CARD
USB Connector
USB Connector
WLAN Min-Card

4/28 Delete HDCP ROM block

PCI DEVICES IRQ ROUTING			
DEVICE	IDSEL #	REQ/GNT #	PCI_INT
CardBus/1394 /Card Reader	AD21	0	E,F




Notice: "GPIO5,53,51" signal has a weak internal pull-up 20k for functional strap. Don't pull-down.




[4,9,12,13,15,23,26,27,30] +1.5V
[2,4,6,9,10,11,12,13,15,16,17,18,19,22,23,24,25,26,27,28,29,30,31,32] +3V
[12,13,15,27] 3V_S5
[21,23,26,27,32] 3VSUS



3V_S5





+3V



Notice: GPIO20 signal should not be pulled high for functional strap(internal pull down 20k).

Notice: GPIO49 is also a strap pin(internal pull up 20k). Don't pull-down.

0616 Connect GPIO38 R429 to CAMERA power ON in Ver.B



Board ID For Function	0	1
ID0, GPIO17	Camera attached	Camera NC<Default>
ID1, GPIO19	UXGA support	XGA support<Default>
ID2, GPIO21	EF7 Keyboard	EF9 Keyboard<Default>
ID3	Default	
ID4	Default	
ID5	Default	

EC GPE2 Pin83 EF7 Keyboard EF9 Keyboard

Camera HW detection
XGA/UXGA selection
EF7/EF9 keyboard selection

0609 Define ID for Ver.B
0626 Modify ID2 for leakage concern in Ver.B

PROJECT : EF7
Quanta Computer Inc.


Size Custom

Document Number ICH9-M 3/4 GPIO

Date: Wednesday, July 02, 2008

Rev 2A



Sheet 14 of 34




CRT PORT


- [6] CRT_R_CON CRT_R_CON
- [6] CRT_G_CON CRT_G_CON
- [6] CRT_B_CON CRT_B_CON
- [6] HSYNC HSYNC
- [6] VSYNC VSYNC
- [6] CRTDCLK CRTDCLK
- [6] CRTDDAT CRTDDAT

del VGA CRT
Mika 2008/04/10





del VGA LVDS
Mika 2008/04/10




0430 Connect CH:B for WUXGA

0616 Modify Pin15 for XGA/UXGA selection in Ver.B
Pin15


0=UXGA, 1=XGA (Default high in ICH9 GPIO page)

0626 Mount C349 in Ver.B


PANEL VCC CONTROL




Backlight Control




del VGA EDID I2C
Mika 2008/04/10






[27] LANVCC 3VPCU

EEPROM




0616 Remove LAN EEPROM due to support on LAN chip in Ver.B

10/100 Transformer




RJ45 Connector





0616 Change Q4 from A06402 to A06402A

LANVCC




Check LED and EEPROM Mika





0519 SWAP signals.

For internal power used Closed to pin19









Closed to pin45 power source is from VCTRL12D





PIN NAME	Location	Re-tasking
FRONT(35/36)	INTERNAL SPEAKERS	
LINE1(23/24)	LINE-IN	SURR OUT
MIC2(16/17)	EXT MIC	CEN / LEF OUT
LINE2(14/15)	HP-OUT	FRONT OUT





For external 48Mhz clock input
pin13 pull high



	SD/MMC	MS	XD
SP0			
SP1			XD CD#
SP2	SD WP		
SP3	SD CD#		
SP4			XD D4
SP5		MS BS	XD D5
SP6		MS D1	XD D3
SP7	SD DAT0	MS D0	XD D6
SP8	SD DAT7	MS D2	XD D2
SP9		MS INS#	
SP10	SD DAT6	MS D3	XD D7
SP11	SD CLK	MS SCLK	XD D1
SP12	SD DAT5		XD D0
SP13	SD DAT4		XD WP#
SP14			XD R/B#
SP15	SD DAT3		XD WE#
SP16	SD DAT2		XD RE#
SP17			XD ALE
SP18			XD CE#
SP19			XD CL#

➤ 3VSUS [14,23,26,27,32]

4 in 1 Socket (MS, MS PRO, SD/MMC)

Components and connections:

- C304**: *270P/25V_A_4
- R236**: *47K_4
- R239**: *10K_6
- R224**: *10K_6
- C305**: *10P/50V_4

Pin connections (Pin 1 to Pin 19):

- Pin 1: XD-RB#
- Pin 2: SP16_1
- Pin 3: XD-CE#
- Pin 4: XD-CLE
- Pin 5: XD-ALE
- Pin 6: SP15_1
- Pin 7: XD-WP#_1
- Pin 8: XD-D0_1
- Pin 9: SP11_R
- Pin 10: SP16_1
- Pin 11: SP15_1
- Pin 12: SD_CMD_1
- Pin 13: MS_CLK
- Pin 14: SP10_1
- Pin 15: SP9
- Pin 16: SP8_1
- Pin 17: SP7_1
- Pin 18: XD-R/B
- Pin 19: XD-RE

Pin connections (Pin 20 to Pin 36):

- Pin 20: XD-CE
- Pin 21: XD-CLE
- Pin 22: XD-ALE
- Pin 23: XD-WE
- Pin 24: XD-WP
- Pin 25: XD-D0
- Pin 26: XD-D1
- Pin 27: XD-DAT2
- Pin 28: XD-DAT3
- Pin 29: XD-CMD
- Pin 30: 4IN1-GND1
- Pin 31: MS-VCC
- Pin 32: MS-SCLK
- Pin 33: MS-DATA3
- Pin 34: MS-INS
- Pin 35: MS-DATA2
- Pin 36: MS-DATA0

Pin connections (Pin 37 to Pin 44):

- Pin 37: MS-DAT1
- Pin 38: XD-D5
- Pin 39: XD-D6
- Pin 40: XD-D7
- Pin 41: XD-VCC
- Pin 42: XD-CD-SW
- Pin 43: SD-WP-SW
- Pin 44: SD-CD-SW


Pin connections (Pin 45 to Pin 52):

- Pin 45: SP6_1
- Pin 46: SP5
- Pin 47: SD CLK
- Pin 48: SD SP7_1
- Pin 49: SP8_1
- Pin 50: SP6_1
- Pin 51: XD-D4
- Pin 52: SD DAT1

Pin connections (Pin 53 to Pin 60):


- Pin 53: SP5
- Pin 54: SP7_1
- Pin 55: SP10_1
- Pin 56: XD_CD
- Pin 57: SD WP_1
- Pin 58: SD CD2_1

0616 Add 10K to GND for +3VCARD discharge in Ver.B






PROJECT : EF7
Quanta Computer Inc.

SATA CD-ROM





SATA-HDD CONNECTOR





<http://hobi-elektronika.net>

USB X1







0627 Add TVS for ESD reserved in Ver.B





```
0627 Update Footprint in Ver.B
0702 Add R436 to Disconnect PCIE_WAKE# in Ver.B
```





DUAL Layout for both 16" and 18.4"

[2,4,6,9,10,11,12,13,14,15,16,17,18,19,22,23,24,26,27,28,29,30,31,32]
 [15,16,19,20,22,24,26,27,28]
 [12,17,18,24,26,27,28,31,33]


TOUCH PAD

0617 Add one more touch PAD connector for EF7 different pin definition.

0625 Del C548/C549, Change R432/R433 to 0603 in Ver.B




LED Board




0617 Correct RF LED connection to WLAN_OFF# in Ver.B

DUAL Layout for both 16" and 18.4"


KEYBOARD




0625 Delete CN1 in Ver.B




0514 Change CP6 to 2 0402 Capacitor
 0514 Swap nets.




DISCHARGE




3V_S5, 5V_S5




3VSUS, 5VSUS, 1.8VSUS




VCC_CORE





LANVCC














0616 Remove PC2, Mount PC1 for S5-off circuit fine tune in Ver.B
0625 Mount PR1 to disable S5_off function in Ver.B

