

ZY7 SYSTEM BLOCK DIAGRAM




CPU CORE ISL6265A
PAGE 29

NB CORE (RT8202)
PAGE XX

DDR II SMD DR_VTERM
1.8VSUS(TPS51116REG)
PAGE 31



SYSTEM POWER
ISL6237
PAGE 28

SYSTEM CHARGER
(ISL6251A)
PAGE 27



PCB STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : SVCC
LAYER 6 : BOT




ICS9LPRS480 P/N :
SLG8SP628 P/N : AL8SP628000
RTM880N-796 P/N : AL000880000

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

Place within 0.5" of CLKGEN

CHECK



Add for EMI...-1015

NB CLOCK INPUT TABLE

NB CLOCKS	RX780	RS780
HT_REFCLKP	100M DIFF	100M DIFF
HT_REFCLKN	100M DIFF	100M DIFF
REFCLK_P	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF

R1004/R1005 (value may change)

	NB_OSC
RX780	1.8V 82.5R/130R
RS780	1.1V 158R/90.9R

RES CHIP 82.5 1/16W +/-1%(0402) -> CS08252FB11
RES CHIP 130 1/16W +/-1%(0402)-F -> CS11302FB15
RES CHIP 158 1/16W +/-1%(0402) -> CS11582FB00
RES CHIP 90.9 1/16W +/-1%(0402) -> CS09092FB15

SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1*	100 MHz non-spreading differential SRC clock
	0	100 MHz spreading differential SRC clock
SEL_27	1	27MHz and 27M SS outputs
	0*	100 MHz SRC clock

* default



Quanta Computer Inc.
PROJECT : ZY7

Size	Document Number	Rev
	CLOCK GENERATOR_SLG8SP628	1A
Date	Tuesday, November 27, 2007	Sheet 2 of 35

8 HT_RXD#[15..0] HT_RXD#[15..0]
8 HT_TXD#[15..0] HT_TXD#[15..0]
8 HT_RXD#[15..0] HT_RXD#[15..0]
8 HT_TXD#[15..0] HT_TXD#[15..0]



PROCESSOR HYPERTRANSPORT INTERFACE

VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE

VLDT_RUN

U25A

HT LINK

VLDT_A0 VLDT_B0
VLDT_A1 VLDT_B1
VLDT_A2 VLDT_B2
VLDT_A3 VLDT_B3

AE2 AE3 AE4 AE5

C519

4.7u/6.3V_6

HT_RXD0 E3
HT_RXD#0 E2
HT_RXD1 F1
HT_RXD#1 F1
HT_RXD2 G3
HT_RXD#2 G2
HT_RXD3 G1
HT_RXD#3 H1
HT_RXD4 J1
HT_RXD#4 K1
HT_RXD5 L3
HT_RXD#5 L2
HT_RXD6 L1
HT_RXD#6 M1
HT_RXD7 N3
HT_RXD#7 N2
HT_RXD8 E5
HT_RXD#8 E5
HT_RXD9 F3
HT_RXD#9 F4
HT_RXD10 G5
HT_RXD#10 H5
HT_RXD11 H3
HT_RXD#11 H4
HT_RXD12 K3
HT_RXD#12 K4
HT_RXD13 L5
HT_RXD#13 M5
HT_RXD14 M3
HT_RXD#14 M4
HT_RXD15 N5
HT_RXD#15 P5

L0_CADIN_H0
L0_CADIN_L0
L0_CADIN_H1
L0_CADIN_L1
L0_CADIN_H2
L0_CADIN_L2
L0_CADIN_H3
L0_CADIN_L3
L0_CADIN_H4
L0_CADIN_L4
L0_CADIN_H5
L0_CADIN_L5
L0_CADIN_H6
L0_CADIN_L6
L0_CADIN_H7
L0_CADIN_L7
L0_CADIN_H8
L0_CADIN_L8
L0_CADIN_H9
L0_CADIN_L9
L0_CADIN_H10
L0_CADIN_L10
L0_CADIN_H11
L0_CADIN_L11
L0_CADIN_H12
L0_CADIN_L12
L0_CADIN_H13
L0_CADIN_L13
L0_CADIN_H14
L0_CADIN_L14
L0_CADIN_H15
L0_CADIN_L15

L0_CADOUT_H0
L0_CADOUT_L0
L0_CADOUT_H1
L0_CADOUT_L1
L0_CADOUT_H2
L0_CADOUT_L2
L0_CADOUT_H3
L0_CADOUT_L3
L0_CADOUT_H4
L0_CADOUT_L4
L0_CADOUT_H5
L0_CADOUT_L5
L0_CADOUT_H6
L0_CADOUT_L6
L0_CADOUT_H7
L0_CADOUT_L7
L0_CADOUT_H8
L0_CADOUT_L8
L0_CADOUT_H9
L0_CADOUT_L9
L0_CADOUT_H10
L0_CADOUT_L10
L0_CADOUT_H11
L0_CADOUT_L11
L0_CADOUT_H12
L0_CADOUT_L12
L0_CADOUT_H13
L0_CADOUT_L13
L0_CADOUT_H14
L0_CADOUT_L14
L0_CADOUT_H15
L0_CADOUT_L15

AD1 HT_TXD0
AC1 HT_TXD#0
AC2 HT_TXD1
AC3 HT_TXD#1
AB1 HT_TXD2
AA1 HT_TXD#2
AA2 HT_TXD3
AA3 HT_TXD#3
W2 HT_TXD4
W3 HT_TXD#4
V1 HT_TXD5
U1 HT_TXD#5
U2 HT_TXD6
U3 HT_TXD#6
T1 HT_TXD7
R1 HT_TXD#7
AD4 HT_TXD8
AD3 HT_TXD#8
AD5 HT_TXD9
ACS HT_TXD#9
AB3 HT_TXD10
AB4 HT_TXD#10
AB5 HT_TXD11
AA5 HT_TXD#11
Y5 HT_TXD12
W5 HT_TXD#12
V4 HT_TXD13
V3 HT_TXD#13
V5 HT_TXD14
U5 HT_TXD#14
T4 HT_TXD15
T3 HT_TXD#15




8 HT_CPU_UPCLK0 J3
8 HT_CPU_UPCLK#0 J2
8 HT_CPU_UPCLK1 J5
8 HT_CPU_UPCLK#1 K5
8 HT_CPU_UPCTL0 N1
8 HT_CPU_UPCTL#0 P1
8 HT_CPU_UPCTL1 P3
8 HT_CPU_UPCTL#1 P4

L0_CLKIN_H0
L0_CLKIN_L0
L0_CLKIN_H1
L0_CLKIN_L1
L0_CLKOUT_H0
L0_CLKOUT_L0
L0_CLKOUT_H1
L0_CLKOUT_L1
L0_CTLIN_H0
L0_CTLIN_L0
L0_CTLIN_H1
L0_CTLIN_L1
L0_CTLOUT_H0
L0_CTLOUT_L0
L0_CTLOUT_H1
L0_CTLOUT_L1

Y1 HT_CPU_DWNCLK0 8
W1 HT_CPU_DWNCLK#0 8
Y4 HT_CPU_DWNCLK1 8
Y3 HT_CPU_DWNCLK#1 8
R2 HT_CPU_DWNCTL0 8
R3 HT_CPU_DWNCTL#0 8
T5 HT_CPU_DWNCTL1 8
R5 HT_CPU_DWNCTL#1 8

Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN

NO STUB
for HT3
R135 *51_4
R133 *51_4
VLDT_RUN



Note: on MCP77, (HT=+1.1V) and CPU(HT=+1.2V) and therefore cannot be connected to the same HT power rail.


LAYOUT: Place bypass cap on topside of board
NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
PLACE CLOSE TO VLDT0 POWER PINS



Quanta Computer Inc.
PROJECT : ZY7


Size	Document Number	Rev
	AMD Griffin HT I/F	1A
Date:	Tuesday, November 27, 2007	Sheet 3 of 35

VDD_VTT_SUS_CPU IS CONNECTED TO THE VDD_VTT_SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE









Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN


Processor DDR2 Memory Interface




Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN



CPU H/W MONITOR




HDT CONNECTOR





VFIX MODE

SVC	SVD	Voltage Output(CPU Power)
0	0	1.4V
0	1	1.2V
1	0	1.0V
1	1	0.8V



PROCESSOR POWER AND GROUND



Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN





Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN



Quanta Computer Inc.
PROJECT : ZY7


Size	Document Number	Rev
	AMD Griffin PWR & GND	1A
Date:	Tuesday, November 27, 2007	Sheet 6 of 35







signals	RS780	RX780
HT_TXCALP	R641 301ohm 1%	R641 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	R661 301 ohm 1%	R661 1.21k ohm 1%
HT_RXCALN		

This block is for UMA RS780 only , RX780 can remove all component







Change PU from +3V to VDDG_NB.--1015

```
selects Loading of straps from
EPROM
1 : use default vaule , default
0 : I2C Master can load strap
values from EEPROM
if connected, or use default
values if not connected
RX780 --RS780_AUX_CAL
R5780 -- SUS ATAT
```





Enables Debug Bus access
through memory T/O pads and GPIO.
0 : Enable RS780 , Default
1 : Disable RS780
(RS780 use VSYNC#)



Indicates if memory Side port
is available or not
0: available RS780 , Default
1: Not available RS780
(RS780 use HSYNC#)



For external EEPROM Debug only




Change it follow AMD CRB.-1029



RX780/RS780 POWER DIFFERENCE TABLE


PIN NAME	RX780	RS780	PIN NAME	RX780	RS780
VDDHT	+1.1V	+1.1V	IOPLLVD	NC	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDOI	NC	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	NC	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD	NC	+1.1V
VDD18_MEM	NC	+1.8V	PLLVD18	NC	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	NC	+1.8V/1.5V	VDDLTP18	NC	+1.8V
VDDG33	NC	+3.3V	VDDLTP18	NC	+1.8V
IOPLLVD18	NC	+1.8V	VDDLTP33	NC	NC





VDD33 - 3.3V I/O
Not applicable to RX780

Quanta Computer Inc.
PROJECT : ZY7

Size	Document Number	Rev
	RX780/RS780-POWER 4/4	1A
Date:	Tuesday, November 27, 2007	Sheet 11 of 35









PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.


For SB700 issue(6/22)
A1-1 chip bug
use A1-2 chip can remove

23





REQUIRED STRAPS




TYPE	GPIO16	GPIO17
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC

DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	




A11 no stuff R239,A12 Stuff R239,N0 Stuff U11

NB/SB POWER GOOD CIRCUIT

AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5


Quanta Computer Inc.
PROJECT : ZY7

Size	Document Number	Rev
	SB700-STRAPS,PWRGD	1A
Date:	Tuesday, November 27, 2007	Sheet 16 of 35




To NEW CARD & EXT USB


<http://hobi-elektronika.net>





Bluetooth









CIR



INT. USB



MINI-CARD







Quanta Computer Inc.
PROJECT : ZY7

Size	Document Number	Rev	1A
NEW&MINI&TV CARD/USB/BT/CIR			
Date	Tuesday, November 27, 2007	Sheet	19 of 35


SATA1




SATA2




LED




ODD (SATA)




TP CONN




To Power/B



FAN




To Switch/B



[illegible][illegible]

Source 1:	DELTA	LFE9249	DB0ZR1LAN11
Source 2:	Bothand	GST5009	DBKN1NLAN03



3V_LAN_S5
 LANL_UCV4 SYS 12
 220,400,000 LANL_UCV4 11

CN12
 YELLOW_N
 YELLOW_P

X-TXN 8
 X-TXCP 7
 X-TXN 6
 X-TXN 5
 X-TXCP 4
 X-TXCP 3
 X-TXN 2
 X-TXCP 1

TX1-
 TX1+
 RX1-
 RX1+
 TX2-
 TX2+
 RX1-
 RX2-
 RX2+

GND4 -16
 GND2 -15
 GND1 -13
 GND3 -10

3V_LAN_S5
 LANL_UCV4 SYS 12
 220,400,000 LANL_UCV4 11

GREEN_N
 GREEN_P

FOXCONN R346

LAN VCC3 C25 *.1u/16V 4

LAN VCC4 C14 *.1u/16V 4

LAN ACTLED# SYS C21 *.1u/16V 4


LAN LINKLED# SYS C11 *.1u/16V 4




Quanta Computer Inc.
PROJECT : ZY7

Size	Document Number	Revision
	GigaLAN BCM5787M/5764M & RJ45	
Date	Tuesday, November 27, 2007	Sheet 21 of 35

Audio Amplifier




MUTE




SUBWOOFER




TO DOCKING




ESD




LINE OUT/SPDIF




LINE IN




MIC




MDC




SPEAKER



INT MIC.



VR



NOTE: IDSEL SELECTION!

THIS DEVICE UTILIZES A "SELECTABLE IDSEL" SCHEME. IDSEL CAN BE CONNECTED INTERNALLY TO ONE OF THREE PCI AD LINES OR EXTERNAL IDSEL SIGNAL.



22K TO 47K PULL-UP & PULL-DOWN RESISTORS ARE REQUIRED TO BE CONNECTED TO PINS 123 & 124 TO SELECT ONE OF THE 4 POSSIBLE IDSEL CONNECTIONS. THE TABLE BELOW SHOWS THE 4 POSSIBLE COMBINATIONS.

CONFIGURING IDSEL TO BE INTERNALLY CONNECTED ALLOWS FOR A FULL PARALLEL POWER MODE. IF AN EXTERNALLY CONNECTED IDSEL IS REQUIRED THEN AN INVERTER MUST BE CONNECTED TO VPP_PGM TO CREATE VPP_VCC.

VCC5# (124)	VPP_PGM (123)	IDSEL SELECT
DOWN	DOWN	AD18
DOWN	UP	AD20
UP	DOWN	AD25
UP	UP	PIN 127



Modify it from 150 to 100ohm.--0928

ID Select : AD20
Interrupt Pin : INTA#
Request Indicate : REQ0#
Grant Indicate : GNT0#




22K TO 47K PULL-UPS MUST BE PLACED ON INTA#, PME#, SERIRQ# & CLKRUN#.

IDSEL SELECT POWER-ON-STRAPPING
(SEE NOTE & TABLE FOR OPTIONS)







PCMCIA SOCKET




Quanta Computer Inc.
PROJECT : ZY7



Size	Document Number	Rev
	PCMCIA(OZ601)	1A
Date:	Tuesday, November 27, 2007	Sheet 23 of 35




APVDD(pin5) must put C601/1000pF close to APVDD(pin5) (length must under 120mil) and trace width = 20mil, after C601, pls put one more 0.1uF for it.




4 IN 1 CARD READER



Memory Card Power Supply




Use 0805 type and over 20 mils trace width on both side



Quanta Computer Inc.
PROJECT : ZY7






Size	Document Number	Rev
	CARD READER JMB385	1A
Date: Tuesday, November 27, 2007	Sheet 24 of 35	




I/O ADDRESS SETTING

	I/O Address	
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS







Modify it on 9/22

Input sense resistor and Constant power setting table

	65W	90W
R1	20m Ohm CS+020AGM00	20m Ohm CS+020AGM00
R2	71.5K Ohm CS37153F917	6.19K Ohm CS26193F929
R3	10K Ohm CS31003F949	10K Ohm CS31003F949






OFS/VFIXEN	Offset & Droop	SVC	VFIX
GND	0	0	X
+3.3V	X	X	0
+5V	X	0	X




Metal VID Codes


SVC	SVD	Output
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8





VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8














NTC resistor on Thermal module




 Quanta Computer Inc. PROJECT : ZY7			
Size	Document Number	Discharge (1.1V/1.2V/2.5V)	Rev 1A
Date	Tuesday, November 27, 2007	Sheet 32	of 36



POWER	Distribution
VCC_CORE	CPU
+5VPCU	Battery LED , Power LED , USB , CIR , RTC
+3VPCU	HALL SENSOR , Battery LED , RF LED , kill SW , Jumper LED , KB , Power Board , EC , ID , SPI Flash , CIR
+NB_VCC	RS690M
+5V	CAMERA , Card Reader LED , ODD/HDD LED , Felica , T/P , T/sensor , CRT , HDMI , SB600 , CPU FAN , MXM , Headphone , EC , INT SPK AMP
+3V	HALL SENSOR , LCD PANEL , LVDS , WLAN , HD Decoder , NEW CARD , KB , KB LED , XD LED , Blue tooth , Touch sensor , Card Reader (02129) , ODD/HDD , HDMI , CRT , TVOUT , REQUIRED STRAPS , DEBUG STRAPS , SB600 , RS690M , DDR , CPU Thermal monitor , CPU FAN , CLK , MXM , VR , FM Tuner MDC , Headphone , EC , LAN , Codec(CX 20561)
+3V_S5	WLAN , NEW CARD , SB600 , MXM , LAN
+3VSUS	Finger print , SB600
+2.5V	CPU
+1.2V_S5	SB600
+1.8VSUS	SB600 , DDR , CPU , HDT
+1.8V	SB600 , LCD , LVDS , RS690M
+1.2V	SB600 , RS690M , CPU , WLAN , HD Decoder , NEW CARD
+SMDDR_VTERM	DDR , CPU
+SMDDR_VREF	DDR
+5V_S5	

Model		REV	CHANGE LIST				MODEL	ZY7	
ZY7 MB	1A	1.Copy RS780/SB700 circuit from QT8(0919).--0924 Page8:Change HT Link net.--0924 Page10:Change LVDS/HDMI net.--0924 Page20:Change ODD net name from SATA_TXP2 to SATA_TXP4--0925(Henri) Page20:del SATA1, SATA2 ODD(SATA)AC COUPLING--0925(Henri) Page14:del E-SATA portion.--0925(Henri) Page 14 Del RF_OFF#, EC will Control it----0925 Page 14 DEL WAN_OFF# for ROBSON Portion----0925 Page 14 DEL ACCLED_EN NET----0925 Page 14 DEL BT_COMBO_EN# NET----0925 Page 14 Del BT_OFF#, EC will Control it----0925 Page 14 Del CHIPSET_PCIE_SLOW_SB# Net----0925						FROM	To
								X	1A
								X	1A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
								1A	2A
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			
					1A	2A			




NB CLOCK INPUT TABLE


CLK	CLK IN	CLK OUT	CLK IN	CLK OUT
HT_REFCLK	NC	100M DIFF	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (3.3V)	14M SE (3.3V)	100M DIFF
REFCLK_N	NC	100M DIFF	100M DIFF	100M DIFF
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(OUT)	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	100M DIFF
DRPSSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	100M DIFF


* RS780 can be used as clock buffer to output two PCIe reference clocks
By default, chip will configured as input mode, BIOS can program it to output mode.

Clock distribution




SMBUS Table





Power State / Voltage Rail Activity Summary

SYSTEM STATE	SLEEP STATE	PROCESSOR STATE	Description	RTC	ALWAYS	S5	SUS	RUN	
G0	S0	C0	RUNNING	ON	ON	ON	ON	ON	
G0	S0	C0	RUNNING	P-state transitions under OS control	ON	ON	ON	ON	
G0	S0	C1		HALT	ON	ON	ON	ON	ON
G0	S0	C2		Stop grant, caches snoopable	ON	ON	ON	ON	ON
G0	S0	C1E/C3		Stop grant, no L1DSTOP, not expected, cache snoops	ON	ON	ON	ON	ON
G0	S0	C1E/C3		Stop grant with L1DSTOP, cache not snoopable	ON	ON	ON	ON	ON
G1	S1	OFF	SLEEPING	Powered on suspend	ON	ON	ON	ON	
G1	S3	OFF		Suspend to RAM	ON	ON	ON	ON	OFF
G2	S4	OFF		Suspend to disk	ON	ON	ON	OFF	OFF
G2	S5	OFF	SOFT OFF	ON	ON	ON	OFF	OFF	
G2/G3	S5 LOW	OFF	POWER BUTTON ONLY	ON	ON	OFF	OFF	OFF	
G3		OFF	MECHANICAL OFF	ON	OFF	OFF	OFF	OFF	



POWER	Distribution
VCC_CORE	CPU
+5VPCU	FINGERPRINT
+3VPCU	CIR, EC, SW/B, SUSLED, PWR_LED, BAT_LED, SPI_FLASH
+1.1V	RS780
+NB_CORE	RS780
+5V	CRT, HDMI, DOCK, PCMCIA, AUDIO, HDD, ODD, FAN, TP, TV_CARD, SB700, MXM
+3V	CPU, CLK_GEN, SB700, RS780, MXM, DDR, DOCK, EC, CARD_READER, PCMCIA, CODEC, LAN, HDD, NEW_CARD, MINI_CARD, LCD, CM2009, HDMI_CAMERA, CODEC, HEADPHONE, AMP
+3V_S5	DOCK, MDC, LAN, NEW_CARD
+3VSUS	SUSLED, BT
+2.5V	CPU, MXM
+1.2V_S5	SB700
+1.8VSUS	CPU, SB700
+1.8V	CARD_READER, RS780, SB700
+1.2V	SB600, RS780, CPU, CLK_GEN
+SMDDR_VTERM	DDR, CPU
+SMDDR_VREF	DDR
+1.5V	NEW_CARD, MINI_CARD
+5V_S5	