

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1
LAYER 4 : SVCC
LAYER 5 : IN2
LAYER 6 : IN3
LAYER 7 : SGND2
LAYER 8 : BOT

PCI DEVICES IRQ ROUTING

PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
R5C832	AD17	REQ0# / GNT0#	INT A/B#


- CPU CORE MAX8736 PAG 40
- SYSTEM POWER MAX8734 PAG 41
- DDR II SMDRR_VTERM 1.8V/1.8VSUS(TPS51116) PAG 42
- VCCP +1.5V AND GMCH 1.05V(TPS51124) PAG 43
- VGACORE(1.025V)MAX1993 PAG 44
- SYSTEM CHARGER(MAX8672) PAG 45,46

Voltage Rails

Voltage Rails	ON S0-S2	ON S3	ON S4	ON S5	Ctl Signal
VCC_CORE	X				VR_ON
VCCP	X				MAINON
SMDRR_VTERM	X				MAINON
VGACORE	X				MAINON
VGA1.2	X				MAINON
RVCC3	X	X	X		RVCCD
VCC1.25	X				MAINON
VCC1.5	X				MAINON
VCC1.8	X				MAIND
VCC2.5	X				MAINON
VCC3	X				MAIND
VCC5	X				MAIND
1.8VSUS	X	X			SUSON
3VSUS	X	X			SUSD
5VSUS	X	X			SUSD
3VPCU	X	X	X	X	8734LDO5
5VPCU	X	X	X	X	8734LDO5
15VPCU	X	X	X	X	5VPCU

PB2/PB2A BLOCK DIAGRAM


01







MB PCB: DA0PB2MB8D0
SW/B PCB: DA0PB2PI8D0
USB/B PCB: DA0PB2TB8D0
TP/B PCB: DA0PB2TR8D0

256M
MB:31PB2MB0010/K0 PB2A/NB8P-SE Infineon
MB:31PB2MB0020/I0 PB2A/NB8P-SE Hynix
128M
MB:31PB2MB0000/L0 PB2/NB8M-SE Infineon
MB:31PB2MB0040/J0 PB2/NB8M-SE Hynix




USB:32PB2UB0000
TP:33PB2TB0000
SW:34PB2SB0000



3/13 Modify $\theta \Rightarrow 33$ ohm



ALLPR363K00 P/N:ALLPR363K00 VER:D





ITP_EN(PIN8)			
LOW : PIN43/44 SRC			
HIGH : PIN43,44 CPUTP			
PCIE_REQ1#	PCIE_L0	PCIE_L6	
PCIE_REQ2#	PCIE_L1	PCIE_L8	
PCIE_REQ3#	PCIE_L2	PCIE_L4	
PCIE_REQ4#	PCIE_L3	PCIE_L5	PCIE_L7

10/24 modify


PIN 5	PIN 9	Pin14/15	Pin17/18
LO (10K)	LO (10K) HI (NC)	PCIEX9 DOT96	27M LCD
HI (NC)	HI (NC)	PCIEX9 DOT96	PCIEX0 PCIEX0

2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.






Populate ITP700Flex for bringup

Layout Note:
Place R4, R361, R346 & R7 close to CPU.




ITP debug signals






FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0

ITP disable guidelines			
Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the ITP
TMS	39 ohm +/- 1%	VTT	Within 2.0" of the ITP
TRST#	500-680ohm +/- 5%	GND	Within 2.0" of the ITP
TCK	27 ohm +/- 1%	GND	Within 2.0" of the ITP
TDO	150 ohm +/- 5%	VTT	Within 2.0" of the ITP

Note: Populate R5, R8, C372 & R430 when ITP connector is populated.










ICCODE:
for Merom processors
recommended design
target is 44A


ICCP:
1.before vccore stable
peak current is 4.5A
2.after vccore stable
continue current is
2.5A


ICCA 130mA











LVDS Disable/Enable guideline









External VGA with EV@part, Internal VGA with IV@ part



Signal	If SDVO Disable LVDS Disable	If LVDS enable
VCCD_LVDS	GND	1.8V
VCCA_LVDS	GND	1.8V
VCC_TV_LVDS	GND	1.8V

CRT/TV Disable/Enable guideline

External VGA with EV@part, Internal VGA with IV@ part

Ball	Enable	Disable	Ball	Enable	Disable
VCCA_CRT_DAC	3.3V	GND	VCCA_TV_DAC	3.3V	GND
VCCD_CRT	1.5V	GND	VCCD_TV_DAC	1.5V	1.5V
VCCD_QDAC	1.5V	GND	VCCA_DAC_BG	3.3V	GND
VCCA_TV_DAC	3.3V	GND	VSS_DAC_BG	GND	GND
VCCA_TV_DAC	3.3V	GND	VCCSYNC	3.3V	GND





All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal
CFG[17:3] Have internal Pull-up
CFG[18:19] Have internal Pull-down
Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port

DMI X2 Select

MCH_CFG_5	Low = DMIX2 High = IDMIx4(Default)
-----------	---------------------------------------




DMI Lane Reversal

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--



XOR /ALLz /Clock Un-gating

MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)



PCI Express Graphics

MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--




SDVO Present

Strap define at External DVI control page


FSB Dynamic ODT

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---



SDVO/PCIE Concurrent operation




MCH_CFG_20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO and PCIE X1 are operating simultaneously via the PEG port
------------	---




DDRII DUAL CHANNEL A, B.

12



DDRII A CHANNEL



DDRII B CHANNEL





Layout note: Place one cap close to every 2 pullup resistors terminated to SMDRR_VTERM





Quanta Computer Inc.
PROJECT : PB2

Size	Document Number	Rev
	DDR2	A
Date:	Friday, March 23, 2007	Sheet 12 of 46






OPTION SIGNAL FROM Nvidia to VGA




```
G73 use 150/301 ohm
NB8X use 0 ohm
```











FOR IFPC VDD LEAKAGE CIRCUIT

NB8P-SE P/N: AJB8PSE0T02
NB8M-SE P/N: AJB8MSE0T02






For EMI






1/23 modify
Stuff 121 ohm on R3,R4,R9,R10







ICH8-M Internal VR Enable strap
(Internal VR for Vccsus1_05, VccSus1_5 and VccCL1_5)

SB Strap




ICH8-M LAN100_SLP Strap
(Internal VR for VccLAN1_05 and VccCL1_05)

INTVRMEN	Low = Internal VR disable High = Internal VR enable(Default)
----------	---

LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)
------------	---

XOR Chain Entrance Strap

ICH_RSVD0	HDA_SDOOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIE port config bit 1










MINI CARD PCI-E

EXPRESS CARD(NEW CARD)

E-SATA


TV CARD

PCI-E-LAN





A16 SWAP Override strap

PCI_GNT#3	Low = A16 swap override enabled High = Default
-----------	---



ICH8 Boot BIOS select

PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC




Don't connect to PCI device / Express card

Quanta Computer Inc.
PROJECT : PB2

Size	Document Number	Rev
	ICH8_M	A


Date: Friday, March 23, 2007 Sheet 21 of 46



these pin if unused require 8.2k to 10k pull-up to +3v


3/19 Modify:

High(R545): Enable CIR
Low(R519): Disable CIR




check list -- 100k pull-down to gnd

LAN_RST pin : 1.if used pci LAN please tie to PLTRST#
2.if used PHY LAN please tie to RSMRST#




No Reboot strap

HDA_SPKR	Low = Default High = No Reboot
----------	-----------------------------------




PB2 PB2A

Board ID	PM+NB8M (0:0)	PM+NB8P (0:1)
ID0	R564 Stuff	R564 Stuff
ID1	R323 Stuff	R552 Stuff





Quanta Computer Inc.
PROJECT : PB2





DVI-I


For EMI
Modify 11/28




1/3 Modify




PANEL VCC CONTROL




LID



LCD CONNECTOR




BACKLIGHT CONTROL




- 1.VCC5
- 2.D-
- 3.D+
- 4.MIC
- 5.GND


DB "short" and reserve common mode choke pads for EMI final tune




For HDMI Nvidia's PUN issue



HDMI PORT






for EMI request




P/N: AJ5C8320H26

Modify 12/26







AS CLOSE AS POSSIBLE TO
1394 CONNECTOR.




	Vendor ID	Device ID
1394	1180	0832
SD	1180	0822
MMC	1180	0843
MS	1180	0592
xD	1180	0852







INT Keyboard




USB Right




M/B TOP VIEW



USB/B TOP VIEW




SWITCH BOARD




SW/B


Blue: B Amber: A




CIR



ANT. CONNECTOR





FAN CONN




BT Connector




TOP Side



Thermal Sensor




TOUCH PAD




31



Size	Document Number	Rev
	WIRELESS/ TV	A
Date:	Friday, March 23, 2007	Sheet 31 of 46




CD-ROM CONNECTOR




SATA HDD

10/19 Modify H=4.5mm


P/N:DFHS22FR448 REF: ZC3




E-SATA



E-SATA CNN





Bottom Side



1/26 modify


P/N:AL000360B03













2nd order low pass filter(338HZ)

Mixer & 1st order low pass filter(338HZ)











CPU



PCI_E




For EMI





Quanta Computer Inc.
PROJECT : PB2

Size	Document Number	Rev
	EMI/SCREW	A
Date:	Friday, March 23, 2007	Sheet 39 of 46

$dV_{Target}/dt=12.5mV/us*71.5kohm/R_TIME$
 $R_ILIM(PK)=8V*R_TRC/(PK)LIMIT*Rsense$










VCCP&VCC1.5V&VCC1.25&VGA1.2




43







$ILIM=[22/(22+22)]*75mV/10mR = 3.75A. (71.25W)$



BATT-TYPE	
High	Low
Li-ion 452P	Li-ion 352P
Li-ion 451P	
Ni-MH 8S1P	

46

