


R13J INTEL UMA/DISCRETE SYSTEM DIAGRAM




01



Sandy Bridge Processor (DMI, PEG, FDI)


Sandy Bridge Processor (CLK, MISC, JTAG)

02

FDI disable
(DIS only stuff)

FDI_FSYNC can gang all these 4 signals together and tie them with only one 1K resistor to GND (DG V0.5 Ch2.2.9).


PEG x16 disable (UMA only remove)




0.22uF AC coupling Caps for PCIE GEN1/2/3

0.22uF AC coupling Caps for PCIE GEN1/2/3

DP & PEG Compensation




Processor pull-up (CPU)



PROJECT : R13J
Quanta Computer Inc.

Size	Document Number	Rev
Custom	SNB 1/4 (PCIE&DMI&FDI)	1A
Date:	Wednesday, September 28, 2011	Sheet 2 of 38

Sandy Bridge Processor (DDR3)




Sandy Bridge_rPGA_Rev0p61
rpg989-47989-socket
DGG*9000023
IC SOCKET RPGA 989P(P1.0,MH3.0)

Sandy Bridge_rPGA_Rev0p61
rpg989-47989-socket
DGG*9000023
IC SOCKET RPGA 989P(P1.0,MH3.0)


Sandy Bridge Processor (POWER)

Sandy Bridge Processor (GRAPHIC POWER)

04




Sandy Bridge Processor (GND)



Sandy Bridge_rPGA_Rev0p61
rpg989-47989-socket
DGG*9000023
IC SOCKET RPGA 989P(P1.0,M/H3.0)

Sandy Bridge_rPGA_Rev0p61
rpg989-47989-socket
DGG*9000023
IC SOCKET RPGA 989P(P1.0,M/H3.0)

Sandy Bridge Processor (RESERVED, CFG)



Sandy Bridge_rPGA_Rev0p61
rpg989-47989-socket
DGG*9000023
IC SOCKET RPGA 989P(P1.0,M/H3.0)


Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training

CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled







PROJECT : R13J
Quanta Computer Inc.

Size Custom	Document Number SNB 4/4 (GND)	Rev 1A
Date: Wednesday, September 28, 2011 Sheet 5 of 38		


Cougar Point (DMI, FDI, PM)

Cougar Point (LVDS, DDI)

06




PCH Pull-high/low(CLG)




INT HDMI disable (DIS only remove)



INT HDMI Detect Function



System PWR_OK(CLG)



On Die DSW VR Enable

High = Enable (Default)

Low = Disable




PROJECT : R13J

Quanta Computer Inc.


Size Custom Document Number PCH 1/6 (DMI/FDI/VIDEO) Rev 1A

Date: Wednesday, September 28, 2011 Sheet 6 of 38

07



HDD0 (SATA3 6.0Gb/s)











PROJECT : R13J
 Quanta Computer Inc.



Size Custom	Document Number PCH 2/6 (SATA/HDA/SPI)	Rev 1A
Date: Wednesday, September 28, 2011 Sheet 7 of 38		



Cougar Point (GPIO,VSS_NCTF,RSVD)

Clock Gen Power OK (CLG)



BOARD ID SETTING


Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
R13 UMA	0	0	0	0	0	0
R13 DIS	0	0	0	0	0	1
R13 (I.1) DIS (AMD)	0	0	0	0	1	1
R13J (I.3) DIS (NVIDIA)	0	0	0	1	0	1
	0	0	0	0	0	0




PROJECT : R13J
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 4/6 (GPIO/MISC)	1A
Date: Wednesday, September 28, 2011 Sheet 9 of 38		


3V 10




3V 10




IBEX PEAK-M (GND)




IBEX PEAK-M (GND)








4/27: layout modify


VREF DQ0 M1 Solution






del M2 solution

Place these Caps near So-Dimm1.



VREF DQ1 M1 Solution



2.16A

+1.5V_GFX

U5001B

PBGA533-NVIDIA-GEFORCE6250
N10M

18 VMA_DQ[63..0]
18 VMA_DM[7..0]
18 VMA_WDQS[7..0]
18 VMA_RDQS[7..0]

2/13 FRAME_BUFFER

U50011

PBGA533-NVIDIA-GEFORCE6250
N10M

13/13 GND_NC

NC_01
NC_02
NC_03

PGOOD

10K/F 4

nVIDIA comment 8/18

FBA_CMD0 R5012 10K/F 4

FBA_CMD3 R5010 10K/F 4

FBA_CMD16 R5013 10K/F 4

FBA_CMD19 R5014 10K/F 4

FBA_CMD20 R5015 10K/F 4

18 VMA_CLK0 VMA_CLK0 F24
18 VMA_CLK0# VMA_CLK0# F23
18 VMA_CLK1 VMA_CLK1 N24
18 VMA_CLK1# VMA_CLK1# N23

+1.5V_GFX R5016 40.2F 4 FB_CAL_PD_VDDQ B15

R5017 40.2F 4 FB_CAL_PU_GND A15

R5018 60.4F 4 FB_CAL_TERM_GND B16

+1.5V_GFX R5019 10K/F 4 FBA_DEBUG M22

For debug only

10mA

+1.05V_GFX 15mils width 200mA

L5003 PB160808T-300Y-N +FB_PLLA_VDD R19

30 ohm/100MHz C5085 1U/6.3V 4 T19

ESR=0.03ohm C5086 0.1U/10V 4 AC19

C5087 10U/6.3V 8

FBA_CLK0 FBA_CLK0 F24

FBA_CLK0# FBA_CLK0# F23

FBA_CLK1 FBA_CLK1 N24

FBA_CLK1# FBA_CLK1# N23

FB_CAL_PD_VDDQ FB_CAL_PD_VDDQ B15

FB_CAL_PU_GND FB_CAL_PU_GND A15

FB_CAL_TERM_GND FB_CAL_TERM_GND B16

(FBA_DEBUG)FBA_DEBUG0 M22

FB_PLLA_VDD FB_PLLA_VDD R19

FB_DLLA_VDD FB_DLLA_VDD T19

FB_PLLA_VDD FB_PLLA_VDD AC19

FB_VREF FB_VREF A16

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64

FB_VREF FB_VREF TP64




PROJECT : R13J
Quanta Computer Inc.







Size Custom	Document Number N11M-GE2(MEMORY/GND)	Rev 1A
Date: Wednesday, September 28, 2011 Sheet 15 of 38		

14,16,38 +1.05V_GFX
16,18,38 +1.5V_GFX



Optimus:
All unstuff , one Cap stuff 10K ohm




Optimus:
All unstuff , one Cap stuff 10K ohm





Optimus:
All unstuff , one Cap stuff 10K ohm



2,6,7,8,9,10,12,13,14,19,20,21,22,23,24,26,27,28,29,32,37,38 +3V
14,17,38 +3V_GFX
14,15,38 +1.05V_GFX




ROM_SI -> based on VRAM.
ROM_SO -> PU 10K
ROM_SCLK -> PU 5K
STRAP0 -> PU 45K
STRAP1 -> PD 35K
STRAP2 -> PD 5K
STRAP3 -> PD 5K
STRAP 4 -> PD 10K.



N12P-GV -> 0x17F
N12M-GE -> 0xA7A 1010 -> PU15K

Logical Strap Bit Mapping		
	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	RESERVED	PCIE_MAX_SPEED	DP_PLL_VDD33V


VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	QCI P/N	ROM_SI
0000		Reserved			
0010	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Hynix			PD 15K
0011	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Samsung			PD 20K
0110	DDR3 128Mx16x4, 128bit, 1GB,900MHz	Hynix	H5TQ2G63BFR-11C	AKD5MGWTW07	PD 35K
0111	DDR3 128Mx16x4, 128bit, 1GB,900MHz	Samsung	K4W2G1646C-HC11	AKD5MGWT508	PD 45K
XXXX					




GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	I-C-T
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVDD VID0
6	OUT	N/A	NVVDD VID1
7	OUT	N/A	NVVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	Memory VREF SELECT
11	I/O	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	THERM_LOAD_STEP_DOWN
14	OUT	N/A	THERM_LOAD_STEP_UP

CHANNEL A: 256MB/512MB DDR3




LID Switch





Please note that 2011 camera is +3V a We do not need to use 5V -> 3.95V regulator!

follow L7 location
DEL reserved Rester




change to +5VS5












close to HDMI conn




Close to HDMI Connector







HOLE






CPU FAN




SATA HDD CONNECTOR




SATA ODD CONNECTOR









BLUETOOTH




LEFT SIDE USBX2




Right SIDE USBX1




Line out




MIC






Power trace Layout 寬度 > 60mil


>60mil



Transformer for 10/100




Lan Con.



2,6,7,8,9,10,12,13,14,16,19,20,21,22,23,24,27,28,29,32,37,38 37 +3VLAVCC +3V




 NB5	PROJECT : R13J		
	Quanta Computer Inc.		
	Size Custom	Document Number RTL8165EH	Rev 1A
	Date: Wednesday, September 28, 2011 Sheet 26 of 38		

27




28 MY[0..17] MY[0..17]


28 MX[0..7] MX[0..7]



TOUCH PAD Con.



```
change to +3VSUS
close conn
```



28

TPLED#

TP_LED#

C708
0.01uF/16V_4

TP_R

TP_L

1

2



3

4





88513-044N


DFC04FR042

88513-0401-4P-L-SMT




Mini PCI-E Card 1
WLAN









+1.05V_PCH Volt +/- 5%
Countinue current:10A
Peak current: 12A
OCp minimum: 14.5A




+1.8V +/- 5%
Countinue current:1.5A
Peak current:2.5A
OCp minimum 4A














2011_0217 modify for EE request cancel 1.0V_VGA









PROJECT : R13J
 Quanta Computer Inc.

Size Custom Document Number +VGACORE (RT8208/1.8V) Rev 1A
 Date: Wednesday, September 28, 2011 Sheet 38 of 38