



R53 AMD Comal UMA/Muxless SYSTEM DIAGRAM


Stackup

TOP
GND
IN1
IN2
VCC
BOT















HDT+ Connector for Debug only



VID Override Circuit









APU POWER TABLE


PIN NAME	NET NAME	VOLTAGE
VDD	+VCC_CORE	+1.1V
VDDNB	+VDDNB_CORE	??
VDDIO	+1.5VSUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V

SI , change to 22u for improve
+VDDNB_CORE transient


4/19 For Comal.




2.8A Up to DDR3-1333 @ 1.50V VDDIO



VDDP = 5A




VDDA= 0.75A



Trinity APU


36A

Maximum IDDspike 50A



25A


Maximum IDDNBSpike 33A




DECOUPLING between PROCESSOR and DIMMs
Across VDDIO and VSS split

If the VSS plane is cut to create a VDDIO plane,
ceramic capacitors are connected across
the VDDIO and VSS plane split as follows

VDDR = 3.3A (Up to DDR3-1333 @ 1.5V)



EMI suggestion




Trinity APU



PROJECT : R53
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Llano POWER/GND	1A
Date: Friday, November 11, 2011	Sheet 5 of 44	






11



Size Custom	Document Number Hudson-M3 POWER/GND	Rev 1A
Date: Friday, November 11, 2011	Sheet 9 of 44	

STRAPS PINS

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.



REQUIRED STRAPS

	-----	PCI_CLK1	-----	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	CLK_RTC
PULL HIGH	-----	ALLOW PCIE Gen2 DEFAULT	-----	USE DEBUG STRAP	non Fusion CLOCK MODE	AMD internal EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM DEFAULT	S5 PLUS MODE ENABLED
PULL LOW	-----	FORCE PCIE Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM	S5 PLUS MODE DISABLED DEFAULT


DEBUG STRAPS

FCH has 15K Internal Pull Up for PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

FCH_PWRGD





ANX3110 Power Up Sequence






11

GPI0_0 : Define VAR_BL & BL_EN & DIGON H/W or S/W control power up timing Pull Hi for H/W mode ---chip have defined power up timing Pull Low for S/W mode -- APU through DPRX port to program it






Place these Caps near So-Dimm0.




13.40 +0.75V_DDR_VTT
2.3,4,5,13,40,41,44 +1.5VSUS
2,4,6,8,9,10,11,13,14,18,23,24,25,26,27,28,29,30,31,32,33,41,42,44 +3V



H5. 2mm








PROJECT : R53
Quanta Computer Inc.

Size Custom	Document Number Chelsea_PCIE_Interface	Rev 1A
Date: Monday, November 14, 2011	Sheet 14 of 44	

MEM_ID[3:0]	Vendor	Type	Vendor P/N
0000	Hynix- D die	84Mx16 *8, 900MHz	H5TQ1663DFR-11C
0001	Micron- G die	84Mx16 *8, 900MHz	MT41J64M16J3T-1076:6
0010	Samsung- G die	84Mx16 *8, 900MHz	K4W1G16466-BC11
0011	Hynix- D die	128Mx16 *8, 900MHz	H5TQ2663DFR-11C
0100	Micron- D die	128Mx16 *8, 900MHz	MT41J128M16HA-1076:D
0101	Samsung- C die	128Mx16 *8, 900MHz	K4W261646C-HC11
0110			
0111			
1000			
1001			
1010			
1011			
1100			
1101			
1110			
1111			




Memory Type	
DDR3	27-MHz (± 30 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to X0_IN, and 100-MHz (3.3 V) oscillator connected to X0_IN2. (By default, this clock should not be spread since internal spreading is used.)




PROJECT : R53
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Chelsea XTAL	1A
Date:	Monday, November 14, 2011	Sheet 16 of 44



SI , default setting should be PU from AMD SCH review result

+3V_DELAY




Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1


It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.

CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS. NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIE Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIE Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (ST) 101 - 1Mbit M25P10A (ST) 101 - 4Mbit M25P40 (ST) 101 - 4Mbit M25P40 (ST) 100 - 512Kbit Pm25LV512 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX


Power Up/Down Sequence



PROJECT : R53
Quanta Computer Inc.





Support BACO Mode



PROJECT : R53
Quanta Computer Inc.

Size Custom Document Number **Chelsea_Power & BACO** Rev 1A
Date: Monday, November 14, 2011 Sheet 18 of 44

DP/TMDS/LVDS Transmitter Power
HDMI mode: 1.8V@237mA per port
DP mode: 1.8V@188mA per port




SI , change to
short pad


SI , change to DNI




PROJECT : R53
Quanta Computer Inc.




Size Custom	Document Number Chelsea_DP Powers	Rev 1A
Date: Monday, November 14, 2011		Sheet 19 of 44










LID Switch




follow L7 Location




EMI & RF



Coupling CAP.




EMI suggestion







EMI

SI , change to 0603 size due to old part EOL












4,7,30,33,34,35 +3VPCU
2,4,6,8,9,10,11,12,13,14,18,24,25,26,27,28,29,30,31,32,33,41,42,44 +3V
9,34,41,44 +12VALW
34,35,36,37,39,40,41,42,44 +VIN




HOLE


SI2 , update footprint









SI, EMI reserve for debug



SI, add C981 for EMI issue

SD / MMC CARD READER




PROJECT : R53
Quanta Computer Inc.


Size	Document Number	Rev
Custom	RTSS5219 & CR SOCKET & HOLE	1A
Date: Monday, November 14, 2011	Sheet 26 of 44	



USB 3.0 USB3.0 X 2/USB2.0 COMBO






Line out





PROJECT : R53
Quanta Computer Inc.

Size	Document Number	Rev
Custom	USB/BI/Audio Jack	1A
Date: Monday, November 14, 2011	Sheet 28 of 44	

For EMI $\theta \sim 22 \text{ ohm}$







if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs (excluding PCIE_WAKE# pin)




IND SMD 4.7UH +-20% 680MA (CBC2518T4R7M)
CV-4787MZ00

Power trace Layout 寬度 > 60mil
>60mil




POWER BOTTON CONNECT




KEYBOARD Con.



30



TOUCH PAD Con.



change to +3VSUS
close conn




SI2 , HP request Image sensor
SMBUS reserve to FCH


SI , Q21,Q22 change to dual type MOS Q51

PROJECT : R53 Quanta Computer Inc.		
Size Custom	Document Number KB/SW/TP	Rev 1A
Date: Friday, November 11, 2011	Sheet 30	of 44


CPU FAN



SATA HDD CONNECTOR



SATA ODD CONNECTOR SATA ODD




High : ODD power on
Low : ODD power down


SI , Q28,Q43 change to dual type MOS Q63

Mini PCI-E Card 1 WLAN

32




INTEL WLAN
CARD PIN 20
W_DISABLE#
have
internal
pull-up 110k
ohm





2,4,6,8,9,10,11,12,13,14,18,23,24,25,26,27,28,29,30,31,33,41,42,44 +1.5V
4,7,30,33,34,35 +3V
8,18,24,25,26,27,30,31,41 +5V

Accelerometer Sensor






SI2 , add for avoid leakage
from SUS power




Smart adapter Type check

**ITE pin 100 , 104 , 106 default
can not pull up to +3VPCU it
will cause chip into test mode**




Vender	Size	P/N
AMIC	4M	AKE39F-0800
EON	4M	AKE39ZN0Q02
Socket		DFHS08FS023


4M SPI EC ROM



128K byte SPI EC ROM



Adapter select




Platform model	GPI042	adapter
SG/DIS	High	90W
UMA	Low	65W




PROJECT : R53
Quanta Computer Inc.

Size Custom	Document Number EC (KB3926)/ROM	Rev 1A
Date: Friday, November 11, 2011		Sheet 33 of 44






+5 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A

+3.3 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A





DB for prevent interference







PROJECT : R53
Quanta Computer Inc.


Size	Document Number	Rev
Custom	+1.1VSS (RT8228)/2.5V	1A
Date: Friday, November 11, 2011	Sheet 36	of 44




CPU CORE Volt
Continue current:36A
Peak current:50A
OCP minimum:60A




VDDNB Volt
Continue current:25A
Peak current:33A
OCP minimum:40A







+1.5V +/- 5%
Continue current:10A
Peak current:12A
OCP minimum 15A




+5V	8,18,24,25,26,27,30,31,32
+VIN	23,34,35,36,37,39,40,42,44
+1.5V	2,4,11,23,32,38
+1.8V	
+3VS5	3,4,6,8,9,10,12,33,35,36,42,44
+5VS5	27,28,30,35,36,37,38,39,40,42,43
+VH28	
+VAD_1	34
+3VSUS	30,32
+12VALW	9,34,44
+1.5VSUS	2,3,4,5,12,13,40,44
+3VLANVCC	29



Symour-XT	PWRCNTL2 (GPIO16)	PWRCNTL1 (GPIO20)	PWRCNTL0 (GPIO15)	V-CORE
L	0	0	0	1.0V
M	0	0	1	0.9V
H	0	1	0	0.875V
	0	1	1	0.85V
	1	0	0	0.8V
	1	0	1	0.75V





DB for prevent interference



PROJECT : R53
Quanta Computer Inc.

Size Custom	Document Number +1.8V_VGA (G5193)	Rev 1A
Date: Friday, November 11, 2011	Sheet 43	of 44



$$V_0 = 0.827 * (R_1 + R_2) / R_2$$

Symour-XT	Voltage level	R1 Value	R1 P/N
17W	1.0V	2.15K	CS22152FB07
25W	0.935V	1.37K	CS21372FB19

