





Tonga & Tyler (T2)

VER : 1A










Do not install R51 for Dothan-A and install for Dothan-B






Title	Alviso (Host)	Rev	1A
Size	Document Number	VM7	
Date:	Tuesday, August 17, 2004	Sheet	4 of 40




Need to place
these caps near
Alviso SMVREF
pins.

MAB[0..13] 9,10
 MAA[0..13] 9,11
 CSA[0..3] 5,9,10,11
 CKE[0..3] 5,9,10,11


RMD[0..63] 9,10,11
 RDQM[0..7] 9,10,11
 RDQS[0..7] 9,10,11




[illegible]




+VCCP



U8D
ALVISO NCTF



U8E
ALVISO VSS




DDR TERMINATOR

09


RMD[0..63] → RMD[0..63] 6,10,11
RDQM[0..7] → RDQM[0..7] 6,10,11
RDQS[0..7] → RDQS[0..7] 6,10,11

MAA[0..13] → MAA[0..13] 6,11
-CSA[0..3] → -CSA[0..3] 5,10,11
MAB[0..13] → MAB[0..13] 6,10
CKE[0..3] → CKE[0..3] 5,10,11





DDR - Modules


10




6.9 MAA[0..13]
6.9.10 RMD[0..63]
6.9.10 RDQS[0..7]
6.9.10 RDQM[0..7]




+2.5VSUS





+2.5VSUS




+2.5VSUS




6.9 A_BSO#
6.9 A_BSI#
6.9 MVRREF
6.9 -DMWA
6.9 -DCASA
6.9 -CSA0
6.9 -CSA1
6.9 CKE0
6.9 CKE1







+2.5VSUS



+2.5VSUS



+2.5VSUS




For on board memory SPD data


QUANTA COMPUTER

DDR (on board)


Size: Custom
Document Number: Trend Mark
Date: Tuesday, August 17, 2004
Sheet: 11 of 40

Rev 1A








The schematic diagram illustrates the internal structure of the SELPS80, SELPSB1, and SELPSB2 clock drivers. It shows three identical driver stages connected to a common ground. Each stage consists of a resistor (R110, R296, R268) in series with a capacitor (10K_NC, 10K_0402, 10K_NC) connected to ground. The output of each stage is connected to a resistor (R118, R299, R263) in series with a capacitor (10K_0402, 10K_NC, 10K_0402) connected to ground. The outputs are labeled +3VTRN, +VCCP, and +VCCP.

[illegible]

CLK MCH 3GPLL	R250	1	2
CLK MCH 3GPLL#	R251	1	2
CLK PCIE ICH	R297	1	2
CLK PCIE ICH#	R298	1	2
DREFSCLK	R120	1	2
DREFSCLK#	R119	1	2
DOT96	R294	1	2
DOT96#	R295	1	2

Place these termination to close CK410M.






These are for backdrive issue




QUANTA
COMPUTER

Title			
CLOCK GENERATOR			
Size	Document Number		Rev
	VM7		1A
Date:	Tuesday August 17 2004	Sheet	15 of 40







PCMCIA POWER SWITCH



PCMCIA SOCKET

17 PCAA[0..25] PCAA[0..25]
17 PCAD[0..15] PCAD[0..15]








Change
PCMCIA Conn.


18




Mini PCI Type III





MDC





















BID3	BID2	BID1	BID0	Board Revision
0	0	0	0	PROTO1
0	0	1	0	PROTO2
0	0	1	1	PROTO3
0	1	0	0	QT (A00)
0	1	0	1	A01



Int. keyboard



LPC47N354 MACALLEN III 2 OF 2 256 - LBGA

MISC




GPIO

CLOCK


K/B


FLASH

LPC47N354




File	Ultra I/O Controller LPC47N254(GPIO/KB/MISC/FLASH)	Rev	1A
Size	Document Number VM7		
Date:	Tuesday, August 17, 2004	Sheet	26 of 40







usb




A_HPCASE-GND


EMI SOLUTION





EMI require in 0810




 QUANTA COMPUTER		
Title Power Good Circuit		
Size	Document Number VM7	Rev 1A
Date:	Tuesday, August 17, 2004	Sheet 30 of 40

















QUANTA


COMPUTER

Title		
RUN POWER SW		
Size	Document Number	Rev
VM7		1A
Date:	Tuesday, August 17, 2004	Sheet 36 of 40



	PWR_SRC								
	+3VAL	+3VALL	BAT 25C	BAT-20C	BAT 80C	BAT NOT IN	PBAT_PRES#	PBAT_TEMP	PBAT_VLOW
When Battery Only	V	-	X	X	X	-	Lo	Not Active	Not Active
When AC and Battery in	V	V	V	V	-	-	Lo	Lo	Active
	V	V		V	-	-	Hi	Hi	Active
	V	V			V	-	Hi	Hi	Active
When AC In , Battery Not In	V	V	X	X	X	V	Hi	X	X

```
When BATTERY not insert MTEMPV 3.3V
When BATTERY -10 C => NTC=46.6k MTEMPV 2.71V
When BATTERY 0C => NTC=28.8k MTEMPV=2.45V
When BATTERY 25 C => NTC=10K MTEMPV=1.65V
When BATTERY 60 C => NTC=3k MTEMPV=0.76V
When BATTERY 70 C => NTC=2.19K MTEMPV=0.593V
```



Battery connector & Protection

Size	Document Number VM7	Rev 1A
Date:	Tuesday, August 17, 2004	Sheet 37 of 40