



UM8B DIS SYSTEM DIAGRAM


www.bufoanxia.com





PDC (Power Cap quantities follow UM3)





8/20 Wait Victor check



Check CLK P/N and footprint



BOM check



SLG: SLG8SP590VTR Seligo QPN: AL8SP590000
 SLG: SLG8SP585VTR Seligo QPN: AL8SP585000
 RSC: RTM875N-632-VB-GRT Realtek QPN: AL000875002



Quanta Computer Inc.


PROJECT : UM8B DIS

Size Document Number
 Clock Gen(9LRS3197)/HOLES


Rev 1A

Date: Friday, February 05, 2010 Sheet 2 of 46


03



DG(V1.1) P83:
FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYN[0], FDI_LSYN[1]
can be ganged together with one resistor.



AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



Channel A DQ[15,32,48,54], DM[5]
Requires minimum 12mils spacing
with all other signals, including data signals.


Channel B DQ[16,18,36,42,56,57,60,61,62]
Requires minimum 12mils spacing
with all other signals, including data signals.




Quanta Computer Inc.
PROJECT : UM8B DIS

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)




The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1

INTVRMEN - Integrated SUS 1.1V VRM Enable
High - Enable Internal VRs



Flash Descriptor Security Override

GPIO33	Low = Enabled High = Disabled
--------	----------------------------------



Note : GPIO33 is a signal used for Flash Descriptor Security Override/ME Debug Mode. This signal should be only asserted lowthrough an external pull-down in manufacturing or debug environments ONLY.


1205 The SATALED# signal is open-collector and requires a weak external pull-up (8.2 k to 10 k) to +V3.3.

ITPM ENABLE/DISABLE

TPM Function	Mount
Enable	NC
Disable	NC (Default)







UMA CRT, LVDS&HDMI signals
IBEX PEAK-M (LVDS,DDI)











IBEX PEAK-M (PCI,USB,NVRAM)

IBEX PEAK-M (DMI,FDI,GPIO)












Place these Caps near So-Dimm0.


Some Projects replace 10UF 0805 by 4.7UF 0603
It can cost down 30%



Quanta Computer Inc.
PROJECT : UM8B DIS

Size	Document Number	Rev
	DDR3 DIMM-0	1A
Date:	Friday, February 05, 2010	Sheet 12 of 46









Quanta Computer Inc.

PROJECT : UM8B DIS

Size	Document Number	Rev 1A
Madison PCIE I/F		
Date:	Friday, February 05, 2010	Sheet 14 of 46






NC for GFX Park portion

For Park, Madison production version ASIC is need removed workaround.

Park pre-production build could get the "ENG" marking.

Madison
- date codes up to 0941 are NOT Production Samples
- date codes from 0942 and up are Production Samples




DDR3/GDDR3 Memory Stuff Option	DDR3	DDR3
MVDDQ	1.5V/1.8V	1.5V
Ra	40.2R	40.2R
Rb	100R	100R

Memory address bus for channel x0.
Provides multiplexed row and column addresses. For 128-Mbit x16 DDR3 support, MAx13 is supported on MAx0_8. (128x16x4/8=1024)

Normal for NC, POP for test
C3513, C3514, R3519 and R3515

ADM1032-1 => Hex 4C (1001 100)
ADM1032-2 => Hex 4D (1001 101)


AL001032001
AL001032002



Designator	For M97-M2	For Madison
R272	10K	10K
R271	0R/Short	680R
R273	NC	NC
C408	2.2nF	68pF


CHECK PN

DDR3 (4-MX16, CH A, 512MB



NC for GFX Park portion

Samsung: AKD5LGGT505
Hynix: AKD5LZGTW03



VMC_CLKP0 R162 56.4


VMC_CLKN0 R160 56.4

VMC_CLKP1 R82 56.4



VMC_CLKN1 R76 56.4

C271 0.01uW/16V/X7R_4


C147 0.01uW/16V/X7R_4




Rev
1A



SP1	XD RDY	SD WP	MS CLK
SP2	XD RE#		MS INS#
SP3	XD CE#	SD D1	
SP4	XD CLE	SD D0	MS D7
SP5	XD ALE	SD D7	MS D3
SP6	XD WE#	SD CD#	
SP7	XD WP	SD D6	MS D6
SP8	XD D0	SD CLK	MS D2
SP9	XD D1	SD D5	MS D0
SP10	XD D2	SD CMD	
SP11	XD D3	SD D4	MS D4
SP12	XD D4	SD D3	MS D1
SP13	XD D5	SD D2	MS D5
SP14	XD D6		MS BS




Share Pin




For EC 8Mbit (1M Byte)

2nd source:AKE3GZN0N00




RTC BATTERY



For PCH


32Mbit (4M Byte)

2nd source:AKE39ZP0N00




eSATA and USB To DB

External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently




Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.

Place ESD diodes as close as USB connector.



USB and eSATA Conn.



56

25,26 USB_RIGHT_EN#



Place one 150uF cap by each USB connector.

Each channel is 1A


55

USB_OC1# 9


Support Dell BT365 (Little Stone) module Bluetooth BTB Conn




SATA Connector.




+3.3V_RUN Place caps close to connector.




+5V_RUN Place caps close to connector.




ODD Connector



+5V_RUN Place caps close to connector.




Touch Pad






KEYBOARD CONNECTOR



Top side

25 KSO[0.16]
25 KSI[0.7]

100P CAPS CLOSE TO JKB1





FAN CONTROL





OTP 85 degree C




SYS_SHD# ALERT#	4.7K	6.8K	10K	15K	22K	33K
4.7K	77'C	83'C	89'C	95'C	101'C	107'C
6.8K	78'C	84'C	90'C	96'C	102'C	108'C
10K	79'C	85'C	91'C	97'C	103'C	109'C
15K	80'C	86'C	92'C	98'C	104'C	110'C
22K	81'C	87'C	93'C	99'C	105'C	111'C
33K	82'C	88'C	94'C	100'C	106'C	112'C




Check PWRGD Voltage








Quanta Computer Inc.
PROJECT : UM8B DIS






Ton	GND	VREF2 or Float	5V
Channel1 Fs	400 kHz	300 kHz	200 kHz
Channel2 Fs	500 kHz	375 kHz	250 kHz











Quanta Computer Inc.
 PROJECT : UM8B DIS





```
+VCC_CORE
Control IC: ADP3212
H/S MOSFET: FDM5762 (Fairchild), Qg=11nC, Rds(on)=14mohm, PD=2.5W
L/S MOSFET: FDM50310S (Fairchild), Qg=84nC, Rds(on)=2.7mohm, PD=2.5W
Inductor: 0.36uH +20% 45A (MPO104F-R36H1) (Delta), DCR=0.89mohm
Output Cap: 4*330u 2V(20%,ESR=6,7343,H1.9)
```

NOTE:
De-populate PR164 and PR165
when CPU is present












UM8B_ X00 Power On Timing(BATTERY MODE BY SOFTWARE SETUP, W/O ADAPTOR)



www.bufanxiu.com





UM8B_ X00 Power On Timing(BATTERY MODE BY SOFTWARE SETUP, W/O ADAPTOR)

