



VER : 3A



Title	Schematic Block Diagram1
-------	--------------------------

Size	Document Number	Rev
	EMS	2A

Date: Thursday, January 03, 2008 Sheet 1 of 64

Table of Contents


PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-4	Merom
5-10	Crestline
11-14	ICH8M
15-16	DDRII SO-DIMM(200P)
17	Clock Generator
18-23	M82S
24	BLANK PAGE
25	BLANK PAGE
26	LCD CONN / HDMI CONN
27	CRT CONN
28	5C833/PCI
29	IEEE1394
30	Express/Card Reader
31	SIO (ITE8512)
32	FLASH / RTC
33	MINI-Card (WPAN, WWAN)
34	MINI-Card (WLAN)
35	USB
36	SATA (HDD & CD_ROM)
37	TP / KEYBOARD
38	SWITCH / LED
39	FAN / THERMAL
40	Azelia CODEC
41	AUDIO CONN
42	LAN (RTL8111B/8111C)
43	LAN RJ-45 / TRANSFORM
44	System Reset Circuit
45	Blank Page
46	Changer (MAX8731A)
47	Blank Page
48	1.05VCCP & 1.5VRUN
49	1.8VSUS & 0.9VTT
50	VGA_M82
51	CPU_ISL6266 (2PHASE)
52	MAX8744 (+5V,3.3V)
53	Run Power Switch
54	DCin & Batt
55	PAD & SCREW
56	EMI CAP
57	SMBUS BLOCK
58	Power Block Diagram







Power States




POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	4,26,32,34,46,48,49,50,51,52,56	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	11,14,31,32	RTC		S0~S5
+3.3V_ALW	+3.3V	3,13,31,32,34,36,37,38,44,46,49,52,53,54	8051 POWER	ALWON	S0~S5
+5V_ALW	+5V	35,36,46,48,49,52,53,54	LCD/CHARGE POWER	ALWON	S0~S5
+5V_ALW2	+5V	37,38,52,53	LARGE POWER	+5V_ALW	S0~S5
+3.3V_LAN	+3.3V	42,43	LAN POWER	AUX_ON	
+5V_SUS	+5V	14,38,50,51,53	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	3,11,12,13,14,20,26,30,37,38,43,48,49,50,51,53	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.8V_SUS	+1.8V	6,8,9,15,48,49,50,53	SODIMM POWER	DDR_ON	
+0.9V_DDR_VTT	+0.9V	16,49,53	SODIMM POWER	0.9V_DDR_VTT_ON	
+5V_RUN	+5V	14,20,26,27,36,37,38,40,41,53	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	6,8,9,11,12,13,14,15,17,19,20,22,26,27,28,30,31,33,34,36,38,39,40,41,42,53,56	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.8V_RUN	+1.8V	19,20,21,22,23,38,53	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	4,9,14,30,33,34,48,53,56	CALISTOGA/ICH8 POWER	1.5V_RUN_ON	
+1.2V_LOM	+1.25V	42	CALISTOGA/ICH8 POWER	1.25V_RUN_ON	
+1.1V_GFX_PCIE	+1.1V	21,50	VGA POWER	RUN_ON	
+1.05V_VCCP	+1.05V	3,4,5,6,8,9,11,14,48,56	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.77V	4,51,56	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	36	Module Power	MODC_EN#	
+5V_HDD	+5V	36	HDD Power	HDDC_EN#	


GND PLANE	PAGE	DESCRIPTION
 8731AGND	46	
 AGND_0.9V	49	
 AGND_DC/DC	52	
 AGND_DC2	48	
 AGND_DDR	49	
 AGND_ISL6260	51	
 GND	ALL	

 QUANTA COMPUTER		
Title Index & Power Status		
Size FM6	Document Number Rev 1A	
Date: Monday, December 31, 2007		
Sheet 2 of 64		









Santa Rosa Platform MOW WW15
For 4Gb DRAM support,
change Pin-BJ29 to DDR_A_MA14,
change Pin-BE24 to DDR_B_MA14.

Layout Note:
Location of all MCH_CFG strap
resistors needs to be close to
minimize stub.

CFG5	DMI X2 Select	Low=DMIx2 High=DMIx4(Default)
CFG9	PCI Express Graphic Lane	Low= Reverse Lane High=Normal operation
CFG16	FSB Dynamic ODT	Low=Dynamic ODT Disable High=Dynamic ODT Enable(default).
CFG19	DMI Lane Reversal	Low=Normal(default). High=Lane Reversed
CFG20	SDVO/PCIE Concurrent Operation	Low=Only SDVO or PCIEx1 is operational (defaults) High=SDVO and PCIEx1 are operating simultaneously via PEG port
SDVO_CTRL_DATA	SDVO Present	Low=No SDVO Device Present (default) High=SDVO Device Present



QUANTA
COMPUTER

Title

Crestline (VGA,DMI)

Size

Document Number

FM6

Rev

3B

Date:


Thursday, January 10, 2008

Sheet

6


of

64



DDR SYSTEM MEMORY A

TMP_6







DDR SYSTEM MEMORY B

TMP_6



Title Crestline (DDR2)		
Size FM6	Document Number Rev 3B	Date Monday, December 31, 2007
Sheet 7		of 64

















QUANTA
COMPUTER





Title Crestline (VSS)		
Size FM6	Document Number	Rev 3B
Date Monday, December 31, 2007	Sheet 10	of 64








1114.47





1112.28

1108.16





NH82801HBM-SLA5Q-MM#88654

SMB
GPIO
Clocks
Power MGT
GPIO
Controller Link
MISC





Place these close to ICH8.




Non-iAMT





UMA Package:RC0402-C
Discrete Package: RC0402







Title ICH8-M (PM,GPIO,SMB,CL)		
Size FM6	Document Number	Rev 3B
Date: Thursday, January 10, 2008	Sheet 13	of 64



C666		20P	50	CLK ICH 40M
C640	1	2 *27P NC	50	CLK ICH 14M
C652	1	2 *27P NC	50	CLK PCI 8512
C259	1	2 *27P NC	50	CLK PCI PCGARD
C663	1	2 *27P NC	50	CLK PCI ICH



Silego need pull up
but other?



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

27M_SEL (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	96/ 100M_T	96/ 100M_C
1 = Disc. GRFX down	SRCT0	SRCC0	27Mout	27MSSout

6 PCIE_MTX_GRX_P[0..15]
6 PCIE_MTX_GRX_N[0..15]

U24A

PART 1 OF 6

P C I E - E X P R E S S
I N T E R F A C E

PCIE_MTX_GRX_P0 AC30
PCIE_MTX_GRX_N0 AC31
PCIE_MTX_GRX_P1 AC29
PCIE_MTX_GRX_N1 AB29
PCIE_MTX_GRX_P2 AB31
PCIE_MTX_GRX_N2 AB30
PCIE_MTX_GRX_P3 AA31
PCIE_MTX_GRX_N3 AA30
PCIE_MTX_GRX_P4 W30
PCIE_MTX_GRX_N4 W31
PCIE_MTX_GRX_P5 W29
PCIE_MTX_GRX_N5 V29
PCIE_MTX_GRX_P6 V31
PCIE_MTX_GRX_N6 V30
PCIE_MTX_GRX_P7 U31
PCIE_MTX_GRX_N7 U30
PCIE_MTX_GRX_P8 P30
PCIE_MTX_GRX_N8 P31
PCIE_MTX_GRX_P9 P29
PCIE_MTX_GRX_N9 N29
PCIE_MTX_GRX_P10 N31
PCIE_MTX_GRX_N10 N30
PCIE_MTX_GRX_P11 M31
PCIE_MTX_GRX_N11 M30
PCIE_MTX_GRX_P12 K30
PCIE_MTX_GRX_N12 K31
PCIE_MTX_GRX_P13 K29
PCIE_MTX_GRX_N13 J29
PCIE_MTX_GRX_P14 J31
PCIE_MTX_GRX_N14 J30
PCIE_MTX_GRX_P15 H31
PCIE_MTX_GRX_N15 H30

M82-S

Clock

PCIE_REFCLKP

PCIE_REFCLKN

SM BUS

NC_SMBCLK

NC_SMBDATA

PERSTB

Calibration

PCIE_CALRN

PCIE_CALRP

NC_1

NC_2

PCIE_TX0P AA28
PCIE_TX0N AA27
PCIE_TX1P AA25
PCIE_TX1N AA24
PCIE_TX2P Y28
PCIE_TX2N Y27
PCIE_TX3P Y25
PCIE_TX3N Y24
PCIE_TX4P V28
PCIE_TX4N V27
PCIE_TX5P V25
PCIE_TX5N V24
PCIE_TX6P T28
PCIE_TX6N T27
PCIE_TX7P T25
PCIE_TX7N T24
PCIE_TX8P P28
PCIE_TX8N P27
PCIE_TX9P P25
PCIE_TX9N P24
PCIE_TX10P M28
PCIE_TX10N M27
PCIE_TX11P M25
PCIE_TX11N M24
PCIE_TX12P L28
PCIE_TX12N L27
PCIE_TX13P L25
PCIE_TX13N L24
PCIE_TX14P J28
PCIE_TX14N J27
PCIE_TX15P G28
PCIE_TX15N G27

R50 2 2K/F +PCIE_VDDC

R60 1.27K/F

6 PCIE_MRX_GTX_P[0..15]
6 PCIE_MRX_GTX_N[0..15]

PCIE_MRX_GTX_P0 0.1U 2 1 C85 10 PCIE_MRX_GTX_C_P0
PCIE_MRX_GTX_P1 0.1U 2 1 C82 10 PCIE_MRX_GTX_C_P1
PCIE_MRX_GTX_P2 0.1U 2 1 C90 10 PCIE_MRX_GTX_C_P2
PCIE_MRX_GTX_P3 0.1U 2 1 C86 10 PCIE_MRX_GTX_C_P3
PCIE_MRX_GTX_P4 0.1U 2 1 C92 10 PCIE_MRX_GTX_C_P4
PCIE_MRX_GTX_P5 0.1U 2 1 C91 10 PCIE_MRX_GTX_C_P5
PCIE_MRX_GTX_P6 0.1U 2 1 C108 10 PCIE_MRX_GTX_C_P6
PCIE_MRX_GTX_P7 0.1U 2 1 C97 10 PCIE_MRX_GTX_C_P7
PCIE_MRX_GTX_P8 0.1U 2 1 C114 10 PCIE_MRX_GTX_C_P8
PCIE_MRX_GTX_P9 0.1U 2 1 C109 10 PCIE_MRX_GTX_C_P9
PCIE_MRX_GTX_P10 0.1U 2 1 C124 10 PCIE_MRX_GTX_C_P10
PCIE_MRX_GTX_P11 0.1U 2 1 C116 10 PCIE_MRX_GTX_C_P11
PCIE_MRX_GTX_P12 0.1U 2 1 C146 10 PCIE_MRX_GTX_C_P12
PCIE_MRX_GTX_P13 0.1U 2 1 C126 10 PCIE_MRX_GTX_C_P13
PCIE_MRX_GTX_P14 0.1U 2 1 C137 10 PCIE_MRX_GTX_C_P14
PCIE_MRX_GTX_P15 0.1U 2 1 C149 10 PCIE_MRX_GTX_C_P15
PCIE_MRX_GTX_N0 0.1U 2 1 C83 10 PCIE_MRX_GTX_C_N0
PCIE_MRX_GTX_N1 0.1U 2 1 C84 10 PCIE_MRX_GTX_C_N1
PCIE_MRX_GTX_N2 0.1U 2 1 C88 10 PCIE_MRX_GTX_C_N2
PCIE_MRX_GTX_N3 0.1U 2 1 C89 10 PCIE_MRX_GTX_C_N3
PCIE_MRX_GTX_N4 0.1U 2 1 C96 10 PCIE_MRX_GTX_C_N4
PCIE_MRX_GTX_N5 0.1U 2 1 C93 10 PCIE_MRX_GTX_C_N5
PCIE_MRX_GTX_N6 0.1U 2 1 C104 10 PCIE_MRX_GTX_C_N6
PCIE_MRX_GTX_N7 0.1U 2 1 C105 10 PCIE_MRX_GTX_C_N7
PCIE_MRX_GTX_N8 0.1U 2 1 C110 10 PCIE_MRX_GTX_C_N8
PCIE_MRX_GTX_N9 0.1U 2 1 C111 10 PCIE_MRX_GTX_C_N9
PCIE_MRX_GTX_N10 0.1U 2 1 C121 10 PCIE_MRX_GTX_C_N10
PCIE_MRX_GTX_N11 0.1U 2 1 C122 10 PCIE_MRX_GTX_C_N11
PCIE_MRX_GTX_N12 0.1U 2 1 C153 10 PCIE_MRX_GTX_C_N12
PCIE_MRX_GTX_N13 0.1U 2 1 C130 10 PCIE_MRX_GTX_C_N13
PCIE_MRX_GTX_N14 0.1U 2 1 C129 10 PCIE_MRX_GTX_C_N14
PCIE_MRX_GTX_N15 0.1U 2 1 C142 10 PCIE_MRX_GTX_C_N15

17 CLK_PCIE_VGA
17 CLK_PCIE_VGA#

13 PLTRST_DELAY#

R59 1 0

AC28


AC27

AG25



Title		
VGA-M82-S (PCIE)		
Size	Document Number	Rev
FM6		1A
Date:	Thursday, January 10, 2008	Sheet 18 of 64





Memory Straps	RAM TYPE CFG3	RAM TYPE CFG2	RAM TYPE CFG1	RAM TYPE CFG0
400MHz 256MB(32M*16) Samsung	0	0	1	0
400MHz 256MB(32M*16) Hynix	0	0	1	1
500MHz 256MB(32M*16) Samsung	0	1	1	0
500MHz 256MB(32M*16) Qimonda	0	1	0	0

















Pinout diagram of the Raspberry Pi 4B showing GPIO pins 1 through 40. The diagram is color-coded: pins 1-20 are purple, pins 21-26 are blue, and pins 27-40 are red. A 3.3V DELAY is indicated at pin 1. Pin numbers 1198.21, 1113.3, and 1206.5 are overlaid on the diagram.

Pin	Signal	Function
R82	2	10K
R406	1	10K
R413	1	10K NC
R81	2	10K NC
R414	1	10K NC
R408	1	10K NC
R106	2	10K NC
R415	1	10K NC
R102	2	10K
R107	1	10K NC
R80	2	10K
R396	1	10K

GPIO pins 1 through 40 are shown. The diagram also includes labels for HDMI HD EN, TEMP FAIL#, GFX_CLKREQ#, and VDDSYN.













PLACE ALL DECOUPLING AS CLOSE TO ASIC AS POSSIBLE

**QUANTA
COMPUTER**

Title VGA-M82-S (PCIe)		
Size FM6	Document Number FM6	Rev 1A
Date Thursday, January 10, 2008	Sheet 21	of 64

GDDR2 32MX16 MEMORY



GPIO Straps table	DESCRIPTION OF DEFAULT SETTINGS	ATI Usage	FM6 Usage
GPIO0	PCIE FULL TX OUTPUT SWING	X	1
GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	1
GPIO2	ATI reserved configuration straps.	RSVD	0
GPIO3	ATI reserved configuration straps.	RSVD	0
GPIO4	DEBUG SIGNALS MUXED OUT	0	0
GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
GPIO6	ATI Internal use only	0	0
GPIO10	Serial ROM clock to ROM.		0
ATI Usage recommended settings		0= DO NOT INSTALL RESISTOR, X = DESIGN DEPENDANT, RSVD = ATI RESERVED (DO NOT INSTALL)	

 QUANTA COMPUTER			
Title: VGA-M82-S (PCIe)			
Size	Document Number FM6		Rev 1A
Date:	Monday, December 31, 2007		Sheet 24 of 64

hexainf@hotmail.com
GRATUITO - FOR FREE



Title

VGA-M82-S (PCIe)

Size


Document Number FM6


Rev

1

Date: Monday, December 31, 2007


Sheet 25 of 64







IEEE1394/SD

U19A
AVCC_PHY1
AVCC_PHY2
AVCC_PHY3
AVCC_PHY4




Circuit area : As small as possible.




close to the Chip

Move to IO board.(0808)




*TPA0P/TPA0N,TPBP0P/TPBP0N pair trace : As close as possible.
*TPA0P/TPA0N,TPBP0P/TPBP0N pair trace : Same length electrically.
*Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).


Express Card



Please the cap
near connector.





Please the cap
near connector.




JAE PX10FS16PH-26P


PCI-Express TX and RX direct to connector.




Please the cap near pin 12 & 14(1.5VIN).




Please the cap near pin 2 & 4 (3.3VIN).




Please the cap
near pin 17
(AUXIN).




Please the cap
near pin 15
(AUXOUT).






Please the cap
near pin 3 & 5
(3.3VOUT).







0 | Please the cap
5 | near pin 11 &
| 13(1.5VOUT).



8 IN1 CARD READER



Title				ExpressCard/SmartCard			
Size		Document Number FM6					Rev 1A
Date:		Friday, January 11, 2008		Sheet		30	of 64



Title

Ultra I/O Controller ECE5028

Size

Document Number

Rev

FM6

2A

Date:

Friday, January 11, 2008


Sheet

31


of

64


16Mbit (2M Byte), SPI




RTC BATTERY




MiniCard Robson, BT. UWB connector



MiniCard WWAN connector








1105.15




Place as close as possible to JMINI connector

hexainf@hotmail.com


GRATUITO - FOR FREE









Layout Note:
R435 and R436
close to choke
as possible to
minimize stubs.








Title MINI-PCI		
Size FM6	Document Number FM6	Rev 1A
Date: Thursday, January 10, 2008	Sheet 33	of 64




MiniCard WLAN connector







SATA Connector.



ODD Connector



Title	SATA (HDD&CD_ROM)
-------	-------------------





	Size
--	------

Document Number
53-10


Rev	1.1
-----	-----

Date: Thursday, January 10, 2008


Sheet 36 of 64




Biometric




HDD activity LED.




BT / UWB LED




Battery status.




WLAN




Sniffer Bottom





Sniffer Switch ON/OFF Sniffer Switch





Power & Suspend.






Power Switch






C523, C524 should close to thermal IC







Headphone Jack Stereo MIC Jack







Array Microphone & Camera





1108.19



Title			AUDIO CONN
Size	Document Number	Rev	
FM6		1A	
Date:	Friday, January 11, 2008	Sheet	41 of 64

TRANSFORM TRANSFORM







QUANTA

COMPUTER

Title System Reset Circuit		
Size FM6	Document Number FM6	Rev 1A
Date: Thursday, January 10, 2008	Sheet 44	of 64

1

2

3

4

5

A

A

B

B

C

C


D

D


 QUANTA COMPUTER		
Title Battery Selector		
Size	Document Number FM6	Rev 1A
Date:	Monday, December 31, 2007	Sheet 45 of 64

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

 QUANTA COMPUTER		
Title		
Size	Document Number	Rev
	FM6	1A
Date:	Monday, December 31, 2007	Sheet 47 of 64



	UMA(10.25A)	Discrete(15.6A)
PQ12	FDS8890_NL (BAM88800012)	FDS6298 (BAM62980005)
PQ13	PHK28NQ03LT (BAM28030212)	FDMS8672S (BAM86720000)
PR83		



Max current (TDC) -> 9.4A
OCP -> 12.2A
Freq=300KHZ

Max current (TDC) -> 1.89A


Rds-on=7.25mOhm
Rds-on=8.519mOhm (@60C)

Place near GND pin24


GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	+VCC_GFX_CORE
LOW	LOW	0.9
HIGH	LOW	1.0V
HIGH	HIGH	1.1V



Title VGA DC/DC		
Size FM6	Document Number	Rev 1A
Date: Thursday, January 10, 2008	Sheet 50	of 64



DC/DC +3V ALW/+5V SUS/+5V ALW /+15V ALW



Title	3VALW,5V,3V, Power On
-------	-----------------------

Size






Document Number

Rev


Date: Thursday, January 10, 2008

Sheet 52 of 64


1




Reserve discharge path




Reserve discharge path




Title			RUN POWER SW
Size	Document Number	Rev	
FM6		1A	
Date:	Thursday, January 10, 2008	Sheet	53 of 64



FOR GPU use




FOR CPU use



QUANTA COMPUTER		
Title: SCREW PAD		
Size:	Document Number:	Rev:
FM6		1A
Date:	Thursday, January 10, 2008	Sheet 55 of 64

Reserved for EMI.


0906.1



 QUANTA COMPUTER		
Title EMI CAP		
Size	Document Number FM6	Rev 1A
Date:	Thursday, January 10, 2008	Sheet 56 of 64

ICH8-M

SIO
ITE8512



 QUANTA COMPUTER		
Title: SMBUS BLOCK		
Size: FM6	Document Number: 7	Rev: 1A
Date: Monday, December 31, 2007	Sheet: 57	of 64

