

 淘本本
TBenBen.com

PWB:




Table of Contents	
PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-6	Clarksfield/Auburndale
7-12	PCH
13-14	DDRIII SO-DIMM(204P)
15	Clock Generator
16-22	M92-S2-XT
23	BLANK PAGE
24	LCD CONN / HDMI CONN
25	CRT CONN
26	OZ888GS0L3N
27	BLANK PAGE
28	Express/CRard/1394
29	SIO (ITE8512)
30	FLASH / RTC
31	MINI-Card (WWAN)
32	MINI-Card (WLAN/WPAN)
33	Left PUSB/ESATA
34	Right USB
35	SATA (HDD & CD_ROM)
36	TP / KEYBOARD
37	SWITCH / LED
38	FAN / THERMAL
39	Azelia CODEC
40	AUDIO CONN
41	LAN(RTL8111DL/RJ-45)
42	System Reset Circuit
43	Blank Page
44	1.8V_RUN(RT9018/RT9024)
45	Charger (ISL88731)
46	3V/5V (TPS51427A)
47	1.5_DDR/0.75(TPS51116)
48	1.05V_PCH(TPS51218)
49	1.1_VTT(TPS51218)
50	VGA_M92-XT(MAX8792)
51	V_CORE(ISL62882)
52	Run Power Switch
53	DCin & Batt
54	PAD & SCREW
55	EMI CAP
56	SMBUS BLOCK
57	THERMAL MAP
58	Power Block Diagram
59	XDP

Power States						
POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN	
+PWR_SRC	10V~+19V	24,30,45,46,47,48,49,50,51	MAIN POWER		S0~S5	
+RTC_CELL	+3.0V~+3.3V	08,11,29,30	RTC		S0~S5	
+3.3V_ALW	+3.3V	08,29,30,35,36,37,42,44,45,46,47,52,53	8051 POWER	ALWON	S0~S5	
+5V_ALW2	+5V	37,46,53	LARGE POWER	RUN_ON	S0~S5	
+3.3V_LAN	+3.3V	41	LAN POWER	AUX_ON		
+5V_SUS	+5V	11,33,34,35,37,51,52	SLP_S5# CTRLD POWER	SUS_ON		
+3.3V_SUS	+3.3V	7,09,10,11,13,14,19,24,26,28,29,37,41,42,44,48,49,50,51,52	SLP_S5# CTRLD POWER	SUS_ON		
+1.5V_SUS	+1.8V	03,05,13,14,47,50,52	SODIMM POWER	SUS_ON		
+0.75V_DDR_VTT	+0.9V	13,14,47,52	SODIMM POWER	RUN_ON		
+5V_RUN	+5V	11,18,24,25,35,36,38,39,40,52	SLP_S3# CTRLD POWER	RUN_ON		
+3.3V_RUN	+3.3V	3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,59	SLP_S3# CTRLD POWER	RUN_ON		
+1.8V_RUN	+1.8V	05,11,26,44,52	SDVO POWER	RUN_ON		
+1.5V_RUN	+1.5V	11,18,19,20,28,31,32,52	CALISTOGA/ICH9 POWER	RUN_ON		
+1.8V_RUN_GFX	+1.25V	17,18,21,22,44,52	VGA POWER	RUN_ON		
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,50	VGA POWER	RUN_ON		
+1.05V_PCH	+1.05V	08,09,11,15,48	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON		
+VCC_CORE	+0.7V~+1.77V	05,51	CPU CORE POWER	IMVP_VR_ON		
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD		
+5V_MOD	+5V	36	Module Power	MODC_EN		
+5V_HDD	+5V	36	HDD Power	HDDC_EN		
+1.1V_VTT	+1.1V	03,05,10,11,49,59				
+1.1V_GFX_PCIE	+1.1V	18,50				


GND PLANE	PAGE	DESCRIPTION
⏏ GND_CHG	46	
⏏ GND_1.05V	47	
⏏ GND_VGA	50	
⏏ GND_SIGNAL	51	
⏏ AGND_DC/DC	52	
⏏ GND	ALL	

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)

U3031C

SA_DQ[0] A10
SA_DQ[1] C10
SA_DQ[2] C7
SA_DQ[3] A7
SA_DQ[4] B10
SA_DQ[5] D10
SA_DQ[6] E10
SA_DQ[7] A8
SA_DQ[8] D8
SA_DQ[9] E10
SA_DQ[10] E6
SA_DQ[11] F7
SA_DQ[12] E9
SA_DQ[13] B7
SA_DQ[14] E7
SA_DQ[15] C6
SA_DQ[16] H10
SA_DQ[17] G8
SA_DQ[18] K7
SA_DQ[19] J8
SA_DQ[20] G7
SA_DQ[21] G10
SA_DQ[22] J7
SA_DQ[23] J10
SA_DQ[24] L7
SA_DQ[25] M8
SA_DQ[26] L9
SA_DQ[27] L6
SA_DQ[28] M8
SA_DQ[29] K8
SA_DQ[30] N8
SA_DQ[31] P9
SA_DQ[32] AH5
SA_DQ[33] AF5
SA_DQ[34] AK6
SA_DQ[35] AK7
SA_DQ[36] AE6
SA_DQ[37] AG5
SA_DQ[38] AJ7
SA_DQ[39] AJ6
SA_DQ[40] AJ10
SA_DQ[41] AJ8
SA_DQ[42] AL10
SA_DQ[43] AK8
SA_DQ[44] AL7
SA_DQ[45] AK11
SA_DQ[46] AL8
SA_DQ[47] AM6
SA_DQ[48] AM10
SA_DQ[49] AR11
SA_DQ[50] AL11
SA_DQ[51] AM9
SA_DQ[52] AN9
SA_DQ[53] AP12
SA_DQ[54] AM12
SA_DQ[55] AN12
SA_DQ[56] AM13
SA_DQ[57] AT14
SA_DQ[58] AT12
SA_DQ[59] AL13
SA_DQ[60] AR14
SA_DQ[61] AP14
SA_DQ[62] AP14
SA_DQ[63] AP14

DDR SYSTEM MEMORY A




Channel A DQ[15,32,48,54], DM[5]
Requires minimum 12mils spacing
with all other signals, including data signals.

U3031D

SB_DQ[0] B5
SB_DQ[1] A5
SB_DQ[2] C3
SB_DQ[3] B3
SB_DQ[4] E4
SB_DQ[5] A6
SB_DQ[6] C4
SB_DQ[7] D1
SB_DQ[8] D2
SB_DQ[9] F2
SB_DQ[10] F1
SB_DQ[11] C2
SB_DQ[12] F5
SB_DQ[13] F3
SB_DQ[14] G4
SB_DQ[15] H6
SB_DQ[16] G2
SB_DQ[17] J6
SB_DQ[18] J3
SB_DQ[19] G1
SB_DQ[20] G5
SB_DQ[21] J2
SB_DQ[22] J1
SB_DQ[23] J5
SB_DQ[24] K2
SB_DQ[25] L3
SB_DQ[26] M1
SB_DQ[27] K5
SB_DQ[28] K4
SB_DQ[29] M4
SB_DQ[30] N5
SB_DQ[31] AE3
SB_DQ[32] AG1
SB_DQ[33] AJ3
SB_DQ[34] AK1
SB_DQ[35] AG4
SB_DQ[36] AG3
SB_DQ[37] AJ4
SB_DQ[38] AH4
SB_DQ[39] AK3
SB_DQ[40] AK4
SB_DQ[41] AM6
SB_DQ[42] AN2
SB_DQ[43] AK5
SB_DQ[44] AK2
SB_DQ[45] AM4
SB_DQ[46] AM3
SB_DQ[47] AP3
SB_DQ[48] AN5
SB_DQ[49] AT4
SB_DQ[50] AN6
SB_DQ[51] AN4
SB_DQ[52] AN3
SB_DQ[53] AT5
SB_DQ[54] AT6
SB_DQ[55] AN7
SB_DQ[56] AP6
SB_DQ[57] AP8
SB_DQ[58] AT9
SB_DQ[59] AT7
SB_DQ[60] AP9
SB_DQ[61] AR10
SB_DQ[62] AR10
SB_DQ[63] AT10

DDR SYSTEM MEMORY - B




Channel B DQ[16,18,36,42,56,57,60,61,62]
Requires minimum 12mils spacing
with all other signals, including data signals.





CPU Core Power

AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)




AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.




	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed




QUANTA
COMPUTER

Title AUBURND 4/4		
Size	Document Number FM9	Rev 1A
Date:	Thursday, February 26, 2009	Sheet 6 of 64

IBEX PEAK-M (DMI, FDI, GPIO)




IBEX PEAK-M (LVDS, DDI)



Title IBEX PEAK-M 2/6		
Size FM9	Document Number FM9	Rev 1A
Date Thursday, February 26, 2009	Sheet 7	of 64


IBEX PEAK-M (HDA, JTAG, SATA)




JTAG
Test Pads are need to put on
the same side of mother board.

IBEX PEAK-M (PCI-E, SMBUS, CLK)

U3035B




IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)



DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH




Danbury Technology Enabled	
NV_ALE	High = Enable Low = Disable



A16 swap override Strap/Top-Block Swap Override jumper	
GNT3#	Low = A16 swap override/Top-Block Swap Override enabled High = Default

SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------




BMBUSY#:
If not used, require a weak pull-up (8.2- KΩ to 10 kΩ) to Vcc3.3.
CRB(V1.0)P28: It has 1K PU and 100 ohm on this net for validation purpose.

BMBUSY#:(Intel feedback)
Follow CRB checklist, 1K is for intel BIOS validation purpose.





Title IBEX PEAK-M 4/6			
Size	Document Number FM9	Rev 1A	
Date	Thursday, February 26, 2009	Sheet	10 of 64

IBEX PEAK-M (POWER)






```
VCCME3_3:
EDS(V1.0)P84:supply for the Intel Management Engine.This is a separate power plane
that may or may not be powered in S3-S5 states.
This plane must be on in S0
and other times the Intel Management Engine is used.
```




Title			
IBEX PEAK-M 5/6			
Size	Document Number		Rev
	FM9		1A
Date:	Thursday, February 26, 2009	Sheet	11 of 64


IBEX PEAK-M (GND)









Realtek: 0.1uF x 6pcs, 22uF x 1pcs
IDT: 0.1uF x 5pcs, 10uF x 1pcs





Place within 0.5" of CLKGEN



Realtek: 0.1uF x 3pcs, 22uF x 1pcs
IDT: 0.1uF x 2pcs, 10uF x 1pcs



Add capacitor pads for improving WWAN.



PIN 30	CPU_0	CPU_1
0 (default)	133MHz	133MHz
1 (0.7V-1.5V)	100MHz	100MHz

CPU_SEL:
SLG date sheet (V0.2) P15:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
Realtek date sheet (V1.2) P11:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
IDT date sheet (V0.7) P10:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.



3 PCIE_MTX_GRX_P0[0..15]
3 PCIE_MTX_GRX_N0[0..15]

PCIE_MTX_GRX_P0 AE30
PCIE_MTX_GRX_N0 AE31

PCIE_MTX_GRX_P1 AE29
PCIE_MTX_GRX_N1 AD28

PCIE_MTX_GRX_P2 AD30
PCIE_MTX_GRX_N2 AC31

PCIE_MTX_GRX_P3 AC29
PCIE_MTX_GRX_N3 AB28

PCIE_MTX_GRX_P4 AB30
PCIE_MTX_GRX_N4 AA31

PCIE_MTX_GRX_P5 AA29
PCIE_MTX_GRX_N5 Y28

PCIE_MTX_GRX_P6 Y30
PCIE_MTX_GRX_N6 W31

PCIE_MTX_GRX_P7 W28
PCIE_MTX_GRX_N7 V28

PCIE_MTX_GRX_P8 V30
PCIE_MTX_GRX_N8 U31

PCIE_MTX_GRX_P9 U29
PCIE_MTX_GRX_N9 T28

PCIE_MTX_GRX_P10 T30
PCIE_MTX_GRX_N10 R31

PCIE_MTX_GRX_P11 R29
PCIE_MTX_GRX_N11 P28

PCIE_MTX_GRX_P12 P30
PCIE_MTX_GRX_N12 N31

PCIE_MTX_GRX_P13 N29
PCIE_MTX_GRX_N13 M28

PCIE_MTX_GRX_P14 M30
PCIE_MTX_GRX_N14 L31

PCIE_MTX_GRX_P15 L29
PCIE_MTX_GRX_N15 K30

100 MHz (+/-300 ppm) input frequency, 0-0.7 V single-ended swing.
Clock must be provided less than 400ns
after CLKREQ# is asserted

9 CLK_PCIE_VGA
9 CLK_PCIE_VGA#

9,26,28,29,31,32,41 PLTRST#

U32A

PART 1 OF 10

PCI-EXPRESS INTERFACE

M92-S2M92-XT

M92-S2 XT AJ072800T04 100-C61675(216-0728004)
M92-S2 AJ072800T03 100-C61643(216-0728003)

3 PCIE_MRX_GTX_P0[0..15]
3 PCIE_MRX_GTX_N0[0..15]

PCIE_MRX_GTX_P0 0.1U 2 1 C814 10 PCIE_MRX_GTX_C_P0
PCIE_MRX_GTX_P1 0.1U 2 1 C815 10 PCIE_MRX_GTX_C_P1
PCIE_MRX_GTX_P2 0.1U 2 1 C816 10 PCIE_MRX_GTX_C_P2
PCIE_MRX_GTX_P3 0.1U 2 1 C817 10 PCIE_MRX_GTX_C_P3
PCIE_MRX_GTX_P4 0.1U 2 1 C818 10 PCIE_MRX_GTX_C_P4
PCIE_MRX_GTX_P5 0.1U 2 1 C819 10 PCIE_MRX_GTX_C_P5
PCIE_MRX_GTX_P6 0.1U 2 1 C820 10 PCIE_MRX_GTX_C_P6
PCIE_MRX_GTX_P7 0.1U 2 1 C821 10 PCIE_MRX_GTX_C_P7
PCIE_MRX_GTX_P8 0.1U 2 1 C822 10 PCIE_MRX_GTX_C_P8
PCIE_MRX_GTX_P9 0.1U 2 1 C823 10 PCIE_MRX_GTX_C_P9
PCIE_MRX_GTX_P10 0.1U 2 1 C824 10 PCIE_MRX_GTX_C_P10
PCIE_MRX_GTX_P11 0.1U 2 1 C825 10 PCIE_MRX_GTX_C_P11
PCIE_MRX_GTX_P12 0.1U 2 1 C826 10 PCIE_MRX_GTX_C_P12
PCIE_MRX_GTX_P13 0.1U 2 1 C827 10 PCIE_MRX_GTX_C_P13
PCIE_MRX_GTX_P14 0.1U 2 1 C828 10 PCIE_MRX_GTX_C_P14
PCIE_MRX_GTX_P15 0.1U 2 1 C829 10 PCIE_MRX_GTX_C_P15

PCIE_MRX_GTX_N0 0.1U 2 1 C830 10 PCIE_MRX_GTX_C_N0
PCIE_MRX_GTX_N1 0.1U 2 1 C831 10 PCIE_MRX_GTX_C_N1
PCIE_MRX_GTX_N2 0.1U 2 1 C832 10 PCIE_MRX_GTX_C_N2
PCIE_MRX_GTX_N3 0.1U 2 1 C833 10 PCIE_MRX_GTX_C_N3
PCIE_MRX_GTX_N4 0.1U 2 1 C834 10 PCIE_MRX_GTX_C_N4
PCIE_MRX_GTX_N5 0.1U 2 1 C835 10 PCIE_MRX_GTX_C_N5
PCIE_MRX_GTX_N6 0.1U 2 1 C836 10 PCIE_MRX_GTX_C_N6
PCIE_MRX_GTX_N7 0.1U 2 1 C837 10 PCIE_MRX_GTX_C_N7
PCIE_MRX_GTX_N8 0.1U 2 1 C838 10 PCIE_MRX_GTX_C_N8
PCIE_MRX_GTX_N9 0.1U 2 1 C839 10 PCIE_MRX_GTX_C_N9
PCIE_MRX_GTX_N10 0.1U 2 1 C840 10 PCIE_MRX_GTX_C_N10
PCIE_MRX_GTX_N11 0.1U 2 1 C841 10 PCIE_MRX_GTX_C_N11
PCIE_MRX_GTX_N12 0.1U 2 1 C842 10 PCIE_MRX_GTX_C_N12
PCIE_MRX_GTX_N13 0.1U 2 1 C843 10 PCIE_MRX_GTX_C_N13
PCIE_MRX_GTX_N14 0.1U 2 1 C844 10 PCIE_MRX_GTX_C_N14
PCIE_MRX_GTX_N15 0.1U 2 1 C845 10 PCIE_MRX_GTX_C_N15


(1.1V)
+PCIE_VDDC

PCIE_CALRN AA22 PCIE_CALRN 2.0K R591
PCIE_CALRP Y22 PCIE_CALRP 1.27K R592





Title VGA-M92-XT (PCIe)		
Size FM9	Document Number	Rev 1A
Date: Thursday, February 26, 2009	Sheet 16	of 64





MEMORY APERTURE SIZE SELECT				
MEMORY SIZE	CFG3 GP109	CFG2 GP1013	CFG1 GP1012	CFG0 GP1011
128MB	0	0	0	0
256MB	0	0	0	1
64MB	0	0	1	0
512MB	1	0	0	0




GPIO Straps table	DESCRIPTION OF DEFAULT SETTINGS	Firmware setting
GPIO0	GPIO0 - TX_PWRD_EN (Transmitter Power Savings Enable) 0: 50% Tx output swing (Default setting for Desktop) 1: full Tx output swing (Default setting for Desktop)	0
GPIO1	GPIO1 - TX_DEEMPH_EN (Transmitter De-emphasis Enable) 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	0
GPIO2	GPIO2 - BIF_GEN2_EN (5.0 Gbps Enable) 0: Default (Driver Controlled Gen2) 1: Strap Controlled Gen2	0
GPIO3	ATI reserved configuration straps.	0
GPIO4	ATI reserved configuration straps.	0
GPIO5	GPIO_5_AC_BATT 0: Battery saving mode = 0.0 V 1: AC (Performance mode) = 3.3 V	0
GPIO6	ATI Internal use only	0



Memory Straps	RAM_TYPE_CFG2	RAM_TYPE_CFG1	RAM_TYPE_CFG0	Quanta PN (QuantaBuy)	Quanta PN (winBuy)	Vendor PN	31 level PN
800MHz	0	0	1	AKD5LGGT502		K4W1G1646E-HC12	
512MB(64M*16) Samsung	0	0	1	AKD5LGGT502		K4W1G1646E-HC12	
800MHz	0	1	0	AKD5LZGTW00		H5TQ1G63BFR-12C	
512MB(64M*16) Hynix	0	1	0	AKD5LZGTW00		H5TQ1G63BFR-12C	



Memory Straps	RAM_TYPE_CFG2	RAM_TYPE_CFG1	RAM_TYPE_CFG0	Quanta PN (QuantaBuy)	Quanta PN (winBuy)	Vendor PN	31 level PN
800MHz	0	0	1	AKD5LGGT502		K4W1G1646E-HC12	
512MB(64M*16) Samsung	0	0	1	AKD5LGGT502		K4W1G1646E-HC12	
800MHz	0	1	0	AKD5LZGTW00		H5TQ1G63BFR-12C	
512MB(64M*16) Hynix	0	1	0	AKD5LZGTW00		H5TQ1G63BFR-12C	



Memory Straps	RAM_TYPE_CFG2	RAM_TYPE_CFG1	RAM_TYPE_CFG0	Quanta PN (QuantaBuy)	Quanta PN (winBuy)	Vendor PN	31 level PN
800MHz	0	0	1	AKD5LGGT502		K4W1G1646E-HC12	
512MB(64M*16) Samsung	0	0	1	AKD5LGGT502		K4W1G1646E-HC12	
800MHz	0	1	0	AKD5LZGTW00		H5TQ1G63BFR-12C	
512MB(64M*16) Hynix	0	1	0	AKD5LZGTW00		H5TQ1G63BFR-12C	


QUANTA COMPUTER

Part: VGA-M92-XT (PCIe)


Size: Document Number

Rev: 1A



Date: Thursday, February 26, 2009 Sheet: 17 of 64



MEMORY INTERFACE






DIVIDER RESISTORS	DDR3
MVREF TO 1.5V	100R
MVREF TO GND	100R






- 19 MDA[63..0] MDA[63..0]
- 19 MAA[12..0] MAA[12..0]
- 19 QSA[7..0] QSA[7..0]
- 19 QSAH[7..0] QSAH[7..0]
- 19 DQMAH[7..0] DQMAH[7..0]
- 19 DRAM_RST# DRAM_RST#
- 19 A_BA[2..0] A_BA[2..0]

DDR3



TMDP(HDMI) INTERFACE



Title		
VGA-M92-XT (PCIe)		
Size	Document Number	Rev
	FM9	1A
Date:	Thursday, February 26, 2009	Sheet 22 of 64



Title	Author	Year	Journal	Volume	Page
1. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1-15
2. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	16-30
3. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	31-45
4. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	46-60
5. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	61-75
6. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	76-90
7. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	91-105
8. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	106-120
9. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	121-135
10. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	136-150

VGA-M82-S (PCIe)


Size


Document Number FM9

Rev	1
-----	---

Date: Thursday, February 26, 2009

Sheet 23 of 64





MFIO Pin Assignment Table

MFIO	SD8	MS8	XD
00	WP	BS	D7
01	D1	-	D6
02	D0	D1	D5
03	D7	-	D4
04	D6	D5	D3
05	CLK	D0	D2
06	-	-	D1
07	D5	D4	D0
08	CMD	D2	WP#
09	D4	D6	WE#
10	D3	D3	ALE
11	D2	-	CLE
12	-	-	CE#
13	-	D7	RE#
14	-	CLK	R/B#



5 IN 1 CONTROLLER



	A	B	C	D	E
1					
2					
3					
4					



QUANTA
COMPUTER


Title IEEE 1394		
Size FM9	Document Number	Rev 1A
Date: Thursday, February 26, 2009		
Sheet 27 of 64		


Express Card/CARD READER




1394 CONNECTOR

AS CLOSE AS POSSIBLE TO 1394 CONNECTOR.







For EC 16Mbit (2M Byte), SPI/
32Mbit (4M Byte), SPI




For PCH 16Mbit (2M Byte), SPI/
32Mbit (4M Byte), SPI



RTC BATTERY



iTPM ENABLE/DISABLE



TPM Function	R712
Enable	Mount
Disable	NC (Default)




Title Ultra I/O Controller ECE5028

Size Document Number FM9




Rev 1A

Date: Thursday, February 26, 2009



Sheet 30 of 64




MiniCard WWAN connector



MiniCard WLAN connector




External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently




Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.

Place ESD diodes as close as USB connector.



Place one 150uF cap by each USB connector.

Each channel is 1A




Need to add control pin to control PUBS charge

Support USBP1 charge function.
JUSB1 need to add USB_CHG_DET# pin wire to EC GPIO to detect USB device.


Side External USBX2

For USBP1 USB PWR CHARGE, JUSB1 need add USB_CHG_DET#



Please put those on the same side of MB PCB
USBx2 & ESATA COMBO & PWR CHARGE

USB BUS SW




CB	EN#	Function
X	H	Disconnect
L	L	COM_=NC_
H	L	COM_=NO_

(5V)-43.2K-(D-)-49.9K-GND (about 2.68V)
(5V)-75.0K-(D+)-49.9K-GND (about 2.00V)

E-SATA Re-driver

Please put those on the same side of MB PCB


Note: Boost:5dB, Standard SATA:0dB



EN	D0	D1	CH : 0	CH : 1
0	X	X	Standby	Standby
1	0	0	Standard SATA	Standard SATA
1	1	0	Boost	Standard SATA
1	0	1	Standard SATA	Boost
1	1	1	Boost	Boost






Title SERIAL PORT & USB		
Size FMS	Document Number FMS	Rev 1A
Date: Thursday, February 26, 2009	Sheet 33	of 64






Place one 150uF cap by each USB connector.


Each channel is 1A






SATA Connector.



3-axis Fall Sensor (HDD data protector)



ODD Connector




Title		
SATA (HDD&CD_ROM)		
Size	Document Number	Rev
	FMR	1A
Date:	Thursday, February 26, 2009	Sheet 35 of 64


Date:	Thursday, February 26, 2009	Sheet	36	of	64
-------	-----------------------------	-------	----	----	----

Touch Screen Module




- Note:
1. VBUS IND:VBUS indication should be supplied to single the DuoSense to connect According to the USB 2.0 specification. A GND voltage from the host should indicate a connection.
 2. Maximum cable resistance on VCC, GND should be 150m ohm.
 3. FPC cable should support 12MHz USB singles. A tri-state should indicate no connection.




Need check the connector footprint and symbol.





Battery status.







Power button Cable







3VALW ON POWER LOGIC























1. Place C160 close to EMC1422
 2. Place C518 to be close to Q51
- Total capacitance between D+/D- is 2200pF(max)
if use 2200pF for C160, then C518 should be dummy








EAPD#	NB_MUTE#	TEST_WOOFER_EN	AUD_SPK_ENABLE#	WOOFER_EN
0	0	0	H	L
0	0	1	H	L
0	1	0	H	L
0	1	1	H	L
1	0	0	H	L
1	0	1	H (Disable SPK)	H (Test Woofer)
1	1	0	L (Test SPK)	L (Disable Woofer)
1	1	1	L	H



Headphone Jack
Stereo MIC Jack




Array Microphone & Camera












INTERNAL SUBWOOFER AMP

SYNC	Condition
VDD	Spread-spectrum mode with FS = 1200kHz $\pm$ 70kHz.
GND	Fixed-frequency mode with FS = 1100kHz.
FLOAT	Fixed-frequency mode with FS = 1500kHz.
Clocked	Fixed-frequency mode with FS = external clock frequency.




GAIN1	GAIN2	GAIN
0	0	24dB
0	1	18dB
1	0	12dB
1	1	6dB












	1	2	3	4	5
A					
B					
C					
D					

 QUANTA COMPUTER		
Title Battery Selector		
Size	Document Number FM9	Rev 1A
Date:	Thursday, February 26, 2009	Sheet 43 of 64






Reserve discharge path





**QUANTA
COMPUTER**



Title RUN / SUS POWER SW		
Size FM9	Document Number FM9	Rev 1A
Date: Thursday, February 26, 2009	Sheet 52	of 64





FOR CPU use







For MiniCard nut use.
on 31' header



For GPU nut use.



For PCH nut use.




Title			SCREW PAD
Size	Document Number	Rev	
	FM9	1A	
Date:	Thursday, February 26, 2009	Sheet	54 of 64


Reserved for EMI.




QUANTA
COMPUTER

Title		
EMI CAP		
Size	Document Number	Rev
FM9		1A
Date:	Thursday, February 26, 2009	Sheet 55 of 64







FM9 Power Design Block Diagram 2009/02/25

