


VM9/VM8 Block Diagram

VER : 1A



Title		
Schematic Block Diagram		
Size	Document Number	Rev
	VM9/VM8	1A
Date:	Friday, July 18, 2008	Sheet 1 of 53

Table of Contents

PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-4	Merom
5-10	Crestline
11-14	ICH8M
15-16	DDRII SO-DIMM(200P)
17	Clock Generator
18	HDMI
23	LCD Conn. & SSP
24	CRT Conn
25	SATA Conn
26-27	CARD READER/Conn & 1394
28	Express Card & Smart Card
29-30	Mini Card
31	SIO (ITE8512)
32	FLASH/RTC
33	USB
35	TP / KEYBOARD
36	SWITCH /LED
37	FAN & Thermal
38-39	Audio CODEC(ALC888)/Phone Jack
40-41	LOM / Switch
44	System Reset Circuit
46	Battery Selector & Charger
48	1.05VCCP / 1.5VVRUJN
49	DDR2_1.8VSUS, 0.9V
51	CPU_ISL6266(2phase)
52	MAX8744 (+5.5V,+3.3V)
53	RUN Power Switch
54	DCIN,Batt
55	PAD& SCREW
56	EMI CAP
57	SMBUS BLOCK
58	Power Block Dianram

Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	4,26,32,34,46,48,49,51,52,56	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	11,14,31,32	RTC		S0~S5
+3.3V_ALW	+3.3V	3,31,32,34,36,37,38,44,46,49,52,53,54	8051 POWER	ALWON	S0~S5
+5V_ALW	+5V	35,36,46,48,49,52,53,54,56	LCD/CHARGE POWER	ALWON	S0~S5
+15V_ALW	+15V	26,36,37,52,53	LARGE POWER	+5V_ALW	S0~S5
+3.3V_LAN	+3.3V	42,43	LAN POWER	AUX_ON	
+5V_SUS	+5V	14,38,51,53	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	3,11,12,13,14,26,30,37,38,43,48,49,51,53	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.8V_SUS	+1.8V	6,8,9,15,48,49,53	SODIMM POWER	DDR_ON	
+0.9V_DDR_VTT	+0.9V	16,49,53	SODIMM POWER	0.9V_DDR_VTT_ON	
+5V_RUN	+5V	14,18,27,36,37,38,39,40,41,53	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	14,18,27,36,37,38,39,40,41,53	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.8V_RUN	+1.8V	18,38,53	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	4,9,14,30,33,34,48,53,56	CALISTOGA/ICH8 POWER	1.5V_RUN_ON	
+1.25V_RUN	+1.25V	6,9,14,49,53	CALISTOGA/ICH8 POWER	1.25V_RUN_ON	
+1.05V_VCCP	+1.05V	3,4,5,6,8,9,11,14,48,56	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.77V	4,51,56	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	36	Module Power	MODC_EN#	
+5V_HDD	+5V	36	HDD Power	HDDC_EN#	
+PBATT	+10V~+17V		MAIN BATTERY	CHG_PBATT	
+SBATT	+10V~+17V		SECOND BATTERY	CHG_SBATT	


GND PLANE	PAGE	DESCRIPTION
⏏ 8731AGND	46	
⏏ AGND_0.9V	49	
⏏ AGND_DC/DC	52	
⏏ AGND_DC2	48	
⏏ AGND_DDR	49	
⏏ AGND_ISL6260	51	
⏏ GND	ALL	


**QUANTA
COMPUTER**

Title Index & Power Status

Size Document Number VM9/VM8 Rev 1A

Date: Tuesday, May 27, 2008 Sheet 2 of 53



QUANTA COMPUTER



Title: Merom Processor (HOST BUS)

Size: Document Number VM9/VM8

Date: Monday, June 23, 2008

Sheet: 3 of 53

Rev: 1A




QUANTA COMPUTER

Title: Crestline (HOST)

Size: Document Number VM9/VM8 Rev 1A

Date: Monday, June 02, 2008 Sheet 5 of 53





CFG5	DMI X2 Select	Low=DMIx2 High=DMIx4(Default)
CFG9	PCI Express Graphic Lane	Low= Reveise Lane High=Normal operation
CFG16	FSB Dynamic ODT	Low=Dynamic ODT Disable High=Dynamic ODT Enable(default).
CFG19	DMI Lane Reversal	Low=Normal(default). High=Lane Reversed
CFG20	SDVO/PCIe Concurrent Operation	Low=Only SDVO or PCIe1 is operational (defaults) High=SDVO and PCIe1 are operating simultaneously via PEG port
SDVO_CTRL_DATA	SDVO Present..	Low=No SDVO Device Present (default) High=SDVO Device Present




QUANTA
COMPUTER

Title Crestline (VGA,DMI)		
Size	Document Number VM9/VM8	Rev 1A
Date	Thursday, June 12, 2008	Sheet 6 of 53













QUANTA
COMPUTER




Title Crestline (VSS)		
Size	Document Number VM9/VM8	Rev 1A
Date:	Tuesday, May 27, 2008	Sheet 10 of 53




ICH8M Internal VR Enable Strap (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)		
ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)	









ICH8M LAN100_SLP Strap (Internal VR for VccLAN1.05 and VccCL1.05)		
ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)	



Place all series terms close to ICH8 except for SDIN input lines, which should be close to source.





Distance between the ICH-8 M and cap on the "P" signal should be identical distance between the ICH-8 M and cap on the "N" signal for same pair.



Place within 500mils of ICH8 ball

XOR Chain Entrance Strap		
ICH_RSVD	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIE port config bit 1



QUANTA COMPUTER


Title: ICH8-M (CPU,IDE,SATA,LPC,AC97,LAN)

Size: Document Number VM9/VM8

Date: Thursday, June 12, 2008














Sheet: 11 of 53

Rev: 1A





A is required to route to Top SoDIMM for AMTto function. ChA SODIMM needs to be populated for Intel AMT support.



QUANTA COMPUTER



Title: DDR2 SO-DIMM (200P) X 2

Size: Document Number VM9/VM8

Date: Friday, May 30, 2008

Sheet 15 of 53

Rev 1A










QUANTA


COMPUTER

Title DDR2 RES ARRAY		
Size	Document Number VM9/VM8	Rev 1A
Date	Friday, May 30, 2008	Sheet 16 of 53


Add capacitor pads for improving WWAN.



CK505
QFN64



Silego need pull up
but other?



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33


27M_SEL (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	96/ 100M_T	96/ 100M_C
1 = Disc. GRFX down	SRCT0	SRCC0	27Mout	27MSSout





Title: CLOCK GENERATOR



Size: Document Number VM9/VM8 Rev 1A

Date: Friday, May 30, 2008 Sheet 17 of 53









QUANTA

COMPUTER

Title

Ultra IO Controller ECE5028

Size

Document Number VM9/VM8

Date

Saturday, July 19, 2008


Sheet

23 of 53


Rev

1A

16Mbit (2M Byte), SPI



RTC BATTERY




Ultra I/O Controller ECE5028

Size Document Number
VM9/VM8


Date: Friday, May 30, 2008

Sheet 24 of 53



Rev
1A




External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently



Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.




Place ESD diodes as close as USB connector.




Title SERIAL PORT & USB		
Size	Document Number VM9/VM8	Rev 1A
Date: Friday, May 30, 2008	Sheet 27	of 53

SATA HDD Connector.



SATA ODD Connector.




Title: SATA (HDD&CD_ROM)

Size: Document Number VM9/VM8

Date: Tuesday, June 17, 2008

Sheet 28 of 53

Rev 1A



QUANTA
COMPUTER

Title TOUCH PAD, BULE TOOTH & FIR


Size Document Number VM9/VM8

Date: Tuesday, June 17, 2008


Rev 1A

Sheet 29 of 53


Keyboard LED



HDD activity LED.




Battery in charging




20


Dash board connector




WLAN




Power & Suspend.





Power Switch



LID Switch



Battery fault




Title SWITCH, KEYBOARD & LED

Size Document Number VM9/VM8

Date: Tuesday, June 10, 2008

Sheet 30 of 53

Rev 1A




Title FAN & THERMAL

Size Document Number VM9/VM8


Date: Friday, May 30, 2008

Sheet 31 of 53

Rev 1A



Revision History		
REV	Description	Date
0	Initial Release	April 26, 2005
4		




 QUANTA COMPUTER		
Title		
Size	Document Number VM9/VM8	Rev 1A
Date:	Friday, May 30, 2008	Sheet 33 of 53

4



3

2


1



Note 1: The Trace length between L210 and 8111DL's Pin 1 must be within 0.5 cm. C5 and C8 to L210 must be within 0.5cm. Refer to Layout guide for more detail.



LED0	Tx/Rx Action
LED1/EESK	LINK100
LED2/EEDI	LINK10



QUANTA COMPUTER

Title: LAN




Size: VM9/VM8

Document Number: VM9/VM8


Date: Saturday, July 19, 2008

Sheet: 34 of 53

Rev: 1A




Title System Reset Circuit		
Size	Document Number VM9/VM8	Rev 1A
Date:	Friday, July 25, 2008	Sheet 35 of 53




QUANTA


COMPUTER

Title Charger (SL88731)		
Size	Document Number VM9/VM8	Rev 1A
Date:	Tuesday, June 17, 2008	Sheet 36 of 53





Title	1.8VSUS & 0.9VTT (TPSS1116)		
Size	Document Number	Rev	
	VM9/VM8	1A	
Date:	Tuesday, June 10, 2008	Sheet	38 of 53



QUANTA
COMPUTER


Title
RUN POWER SW

Size
Document Number
VM9/VM8


Date
Tuesday, June 10, 2008

Rev
1A

Sheet
41 of 53




 QUANTA COMPUTER		
Title DCIN, BATT CONNECTOR		
Size	Document Number VM9/VM8	Rev 1A
Date: Tuesday, June 17, 2008	Sheet 42 of 53	




 QUANTA COMPUTER			
Title SCREW PAD			
Size	Document Number VM9/VM8		Rev 1A
Date:	Monday, June 23, 2008		Sheet 43 of 53

Reserved for EMI.

Stitching caps for PCI bus.



40 Stitching caps for PCI EMC.



Title
EMI CAP

Size
Document Number
VM9/VM8


Date: Tuesday, May 27, 2008

Sheet 44 of 53

Rev
1A

ICH8-M

SIO
ITE8512



Title			SMBUS BLOCK
Size	Document Number	Rev	
	VM9/VM8	1A	
Date:	Tuesday, May 27, 2008	Sheet	45 of 53

VER : 1A

