


# R63 INTEL SYSTEM DIAGRAM

01

|                           |
|---------------------------|
| <b>+3V/+5V S5</b>         |
| PG.36                     |
| <b>+1.05V</b>             |
| PG.37                     |
| <b>CPU Core</b>           |
| PG.40~41                  |
| <b>DDR3L</b>              |
| PG.38                     |
| <b>Charge</b>             |
| PG.35                     |
| <b>Dis-Charge</b>         |
| PG.39                     |
| <b>+VGACORE</b>           |
| PG.42                     |
| <b>+1.5 VGA</b>           |
| PG.43                     |
| <b>+1.0V/+1.8/ +3 VGA</b> |
| PG.44                     |



|                |
|----------------|
| <b>Stackup</b> |
| TOP            |
| GND            |
| IN1            |
| IN2            |
| VCC            |
| BOT            |





**PROJECT : R63**  
Quanta Computer Inc.

|                                 |                                         |           |
|---------------------------------|-----------------------------------------|-----------|
| Size<br>Custom                  | Document Number<br><b>BLOCK DIAGRAM</b> | Rev<br>1A |
| Date: Friday, December 21, 2012 | Sheet 1 of 44                           |           |

## Haswell Processor (CLK,MISC,JTAG)


ence 90 ohm

CPU\_BCLKP  
CPU\_BCLKN




## Haswell Processor (DDR3)


U24C




DDR SYSTEM MEMORY A



U24D




DDR SYSTEM MEMORY B



RSCD\_V10 must be grounded

RSCD\_V10 must be grounded

## CPU SM\_VREF



PROJECT : R63  
Quanta Computer Inc.

|                                 |                                       |           |
|---------------------------------|---------------------------------------|-----------|
| Size<br>Custom                  | Document Number<br>SNB 2/4 (DDR3 I/F) | Rev<br>1A |
| Date: Friday, December 21, 2012 | Sheet 3 of 44                         |           |

## Haswell Processor (POWER)

+VCCIN 95A

U24F

## POWER

+1.35V\_CPU 4.2A

## VDDQ Output Decoupling Recommendations



|         |      |                                         |
|---------|------|-----------------------------------------|
| 330uFx2 | 7343 | BOT socket side                         |
| 22uFx11 | 0805 | 5 on TOP, 6 on BOT inside socket cavity |
| 10uFx10 | 0805 | 5 on TOP, 5 on BOT inside socket cavity |

|             |                      |      |
|-------------|----------------------|------|
| +VCCIOA_OUT | 2                    | 2.40 |
| +VCCIO_PCH  | 10                   |      |
| +1.5V       | 5,7,8,10,28,34,38,44 |      |
| +1.35V_CPU  | 2,3,12,13,38         |      |
| +1.05V      | 2,9,10,11,31,34,37   |      |
| +VCC_CORE   | 40,41                |      |
| +VCCST      | 2                    |      |
| +1.35VSUS   | 2,3,12,13,38         |      |


## IO Thrm Protect

For 65 degree, 1.8v limit, (SW)


For 75 degree, 1.2v limit, (HW)



## Power Test Propose




## CPU VDDQ



PROJECT : R63  
Quanta Computer Inc.

|                                 |                                    |           |
|---------------------------------|------------------------------------|-----------|
| Size<br>Custom                  | Document Number<br>SNB 3/4 (POWER) | Rev<br>1A |
| Date: Friday, December 21, 2012 | Sheet 4                            | of 44     |

| VCC Output Decoupling Recommendations |      |                                     |
|---------------------------------------|------|-------------------------------------|
| 470uFx4                               | 7343 | TOP socket side                     |
| 22uFx8                                | 0805 | 4 on TOP, 4 on BOT near socket edge |
| 22uFx11                               | 0805 | TOP, inside socket cavity           |
| 10uFx11                               | 0805 | BOT, inside socket cavity           |

4/30: DG 498550  
Haswell PWR\_DEBUG requires a 150-ohm pull-up resistor to Core when routed to XDP

Layout note: It is recommended to shield VIDSOUT signal by routing it in between the VIDSCLK and VIDALERT# signals.

Place PU resistor close to CPU  
The VIDALERT# signal must have a damping resistor to prevent overshoot

PEG AND DDR




SVID

SENSE LINES

CORE SUPPLY

Haswell Processor (GND)


Haswell Processor (RESERVED, CFG)



Processor Strapping


The CFG signals have a default value of "1" if not terminated on the board.

|                                    | 1                                                        | 0                                            |
|------------------------------------|----------------------------------------------------------|----------------------------------------------|
| CFG2<br>(PEG Static Lane Reversal) | Normal Operation                                         | Lane Reversed                                |
| CFG4<br>(DP Presence Strap)        | Disable; No physical DP attached to eDP                  | Enable; An ext DP device is connected to eDP |
| CFG7<br>(PEG Defer Training)       | PEG train immediately following<br>xxRESETB de assertion | PEG wait for BIOS training                   |



CFG[3] (PHYSICAL\_DEBUG\_ENABLED (DFX PRIVACY))

0 Enable; SET DFX ENABLED BIT IN DEBUG  
1, Disable;



CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled  
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled  
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)  
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled










PROJECT : R63  
Quanta Computer Inc.

|                                 |                                  |           |
|---------------------------------|----------------------------------|-----------|
| Size<br>Custom                  | Document Number<br>SNB 4/4 (GND) | Rev<br>1A |
| Date: Friday, December 21, 2012 | Sheet 5 of 44                    |           |


Lynx Point (DMI, FDI, PM)

U33C




Reserve for power on sequence

CH Pull-high/low(CLE)




### INT HDMI Detect Function




Lynx Point ( DDI)


U33E




PD Res place close to PCH  
PCH to Res routing 37.5 ohm Impedance.  
Res to connector filter routing 50ohm Impedance.



|     |                |   |
|-----|----------------|---|
| DG  | V0.7 -> 33 ohm | 2 |
| SCH | V0.7 -> 0 ohm  | 2 |




DAC\_IREF (50ohm)  
Trace length < 500 MILS  
Trace spacing = 30 MILS



## System PWR\_OK(CLG)

## 7/26 DB Modify




**PROJECT : R63**  
**Quanta Computer Inc.**

|                                 |                                            |               |
|---------------------------------|--------------------------------------------|---------------|
| Size<br>Custom                  | Document Number<br>PCH 1/6 (DMI/FDI/VIDEO) | Rev<br>1A     |
| Date: Monday, December 24, 2012 |                                            | Sheet 6 of 44 |





# 09




### GPIO Pull-up/Pull-down(CLG)



|               |                                          |
|---------------|------------------------------------------|
| BIOS RECOVERY | High = Disable (Default)<br>Low = Enable |
|---------------|------------------------------------------|

BIOS\_RESP



10/17: SI modify



**GPIO36** Internal PD




NB5

**PROJECT : R63**  
Quanta Computer Inc.

|                                 |                                        |           |
|---------------------------------|----------------------------------------|-----------|
| Size<br>Custom                  | Document Number<br>PCH 4/6 (GPIO/MISC) | Rev<br>1A |
| Date: Monday, December 24, 2012 | Sheet 9 of 44                          |           |

## BOARD ID SETTING


| Model      | BOARD_ID5 | BOARD_ID4 |  | BOARD_ID2 | BOARD_ID1 | BOARD_ID0 |
|------------|-----------|-----------|--|-----------|-----------|-----------|
| DB R63 UMA |           |           |  | 0         | 0         | 0         |
| DB R63 DIS |           |           |  | 0         | 0         | 1         |
| SI R63 UMA |           |           |  | 0         | 0         | 0         |
| SI R63 DIS |           |           |  | 0         | 0         | 1         |
| PV R63 UMA |           |           |  | 1         | 0         | 0         |
| PV R63 DIS |           |           |  | 1         | 0         | 1         |
|            |           |           |  |           |           |           |




for DS3

$\ominus +3V$


## POWER




## POWER




## Q36



\_\_\_\_\_




10/1/2016




for DS3 function


for DS3 function



# Lynx Point (GND)




# Lynx Point (GND)




## Green CLK Circuitry




|  |     |     |             |
|--|-----|-----|-------------|
|  | UMA | DIS | U36 P/N     |
|  |     |     | AL3NB244000 |
|  |     |     | AL000314000 |




**PROJECT : R63**  
**Quanta Computer Inc.**


|                                                |                               |        |
|------------------------------------------------|-------------------------------|--------|
| Size Custom                                    | Document Number PCH 6/6 (GND) | Rev 1A |
| Date: Monday, December 24, 2012 Sheet 11 of 44 |                               |        |







- \* Connect GPIO\_28 to 10K pull-down to enable MISP
- \* If any of PS\_0/1/2/3 is not used, leave "no connect"
- \* R<sub>pu</sub>, R<sub>pd</sub> and C must be properly populated per tables below
- \* Place MISP circuit components as close to the ASIC as possible
- \* Total DC resistance of trace between PS pin and C should be less than 2 ohms
- \* Total DC resistance of trace between C and ground should be less than 2 ohms
- \* Trace capacitance should be less than 100pF. Resistors should be of +/-1% tolerance



### Capacitor Lookup Table

| C (nF) | BHs(5,4) |
|--------|----------|
| 680    | 00       |
| 82     | 01       |
| 10     | 10       |
| NC     | 11       |
|        |          |
|        |          |
|        |          |
|        |          |

#### Resistor Divider Lookup Table

| R <sub>pu</sub> (Ohm) | R <sub>pd</sub> (Ohm) | Bit(3,2,1) |
|-----------------------|-----------------------|------------|
| NC                    | 4750                  | 000        |
| 8450                  | 2000                  | 001        |
| 4530                  | 2000                  | 010        |
| 6980                  | 4990                  | 011        |
| 4530                  | 4990                  | 100        |
| 3240                  | 5620                  | 101        |
| 3400                  | 10000                 | 110        |
| 4750                  | NC                    | 111        |

|           |                |                                                                                                                                                              |     |                                |
|-----------|----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|--------------------------------|
| PS_3[3:1] | romidbf[2:0]   | Memory aperture size or ROM type select:<br>If bios_rom_en = 0, romidbf[2:0] define memory aperture size<br>If bios_rom_en = 1, romidbf[2:0] define ROM type | xxx | gen_13<br>(0x0_12)<br>(0x0_11) |
| PS_0[4]   | n/a            | Reserved                                                                                                                                                     | 1   | gen4_vyy                       |
| PS_1[1]   | bf_gen3_en_a   | PCIe Gen3 capability: 1=Gen3 supported, 0=Gen3 not supported                                                                                                 | x   | gpc_2                          |
| PS_1[2]   | bf_clk_pm_en   | PCIe CLK PM capability: 1 = CLKREQ# supported                                                                                                                | x   | gpc_8                          |
| PS_1[3]   | n/a            | Reserved                                                                                                                                                     |     | gen4_ck                        |
| PS_1[4]   | tx_pwrss_enb   | PCIe Tx power savings: 0=50% swing, 1=full swing                                                                                                             | x   | gpc_0                          |
| PS_1[5]   | tx_deemph_en   | PCIe Tx de-emphasis: 1=Tx de-emphasis enabled                                                                                                                | x   | gpc_1                          |
| PS_1[1]   | n/a            | Reserved                                                                                                                                                     |     | n/a                            |
| PS_2[2]   | n/a            | Reserved                                                                                                                                                     |     | n/a                            |
| PS_2[3]   | bios_rom_en    | Enable external BIOS ROM: 1=External ROM connected                                                                                                           | x   | gpc_22                         |
| PS_2[4]   | vga_dis        | VGA disable: 1=Disable this GPU as the system's VGA controller                                                                                               | 0   | gpc_9                          |
| PS_2[5]   | n/a            | Reserved                                                                                                                                                     |     |                                |
| PS_3[1]   | MEM Vendor ID  | MEM Vendor ID                                                                                                                                                | 0   | n/a                            |
| PS_3[2]   | MEM Vendor ID  | MEM Vendor ID                                                                                                                                                | 0   | n/a                            |
| PS_3[3]   | MEM Vendor ID  | MEM Vendor ID                                                                                                                                                | 0   | n/a                            |
| PS_3[5]   | aud_port_cp[2] | 3-bit field indicating number of audio-capable display outputs                                                                                               | xxx | n/a                            |
| PS_3[4]   | aud_port_cp[1] |                                                                                                                                                              |     |                                |
| PS_3[5]   | aud_port_cp[0] |                                                                                                                                                              |     |                                |


BIT5 => BIT1

```

PS0    => 1100
PS1    => 0000
PS2    => 0000
PS3    => 1100

```

| VENDOR    | R231  | R232 |
|-----------|-------|------|
| HYNIX 2G  | NA    | 4.75 |
| MICRON 2G | 8.45K | 2K   |
| SAM 2G    | 4.53K | 2K   |
| HYNIX 1G  | 6.98K | 4.99 |
| MICRON 1G | 4.53K | 4.99 |
| SAM 1G    | 3.24K | 5.62 |




| PS3 INT3 → INT1 | ID | Memory Type | Configuration | PN | Channel Size |
|-----------------|----|-------------|---------------|----|--------------|
| 000             | 0  |             |               |    |              |
| 001             | 1  |             |               |    |              |
| 010             | 2  |             |               |    |              |
| 011             | 3  |             |               |    |              |
| 100             | 4  |             |               |    |              |
| 101             | 5  |             |               |    |              |






**PROJECT : R63**  
Quanta Computer Inc.

|                |                                                 |
|----------------|-------------------------------------------------|
| Size<br>Custom | Document Number<br><b>THAMES Main &amp; GND</b> |
|----------------|-------------------------------------------------|

For Mars/ Sun  
Change La, Lb  
Read to 0 ohm



| Memory Type |                                                                                                                                                                                   |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DDR3        | 27-MHz ( $\pm 30$ ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.                                                                     |
| GDDR5       | 27-MHz (3.3 V) oscillator connected to XO_IN, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.) |





14,18,19,44 +1.0V\_VGA +1.0V\_VGA

11,15,18,19,44 +1.8V\_VGA +1.8V\_VGA



PROJECT : R63  
Quanta Computer Inc.

| Size                            | Document Number | Rev |
|---------------------------------|-----------------|-----|
| Custom                          | THAMES_XTAL     | 1A  |
| Date: Friday, December 21, 2012 | Sheet 16 of 44  |     |




## Memory Aperture size

| GPIO9<br>BIOSROM |      | GPIO13<br>ROMIDCFG2 | GPIO12<br>ROMIDCFG1 | GPIO11<br>ROMIDCFG0 |             |
|------------------|------|---------------------|---------------------|---------------------|-------------|
| 0                | 128M | 0                   | 0                   | 0                   | +VGA_CORE   |
| 0                | 256M | 0                   | 0                   | 1                   | +VGA_CORE   |
| 0                | 64M  | 0                   | 1                   | 0                   | +1.5V_VGA   |
| 0                | 32M  | 0                   | 1                   | 1                   | +1.5V_VGA   |
| 0                | 512M | 1                   | 0                   | 0                   | +3.3V_Delay |
| 0                | 1G   | 1                   | 0                   | 1                   | +1.8V_VGA   |
| 0                | 2G   | 1                   | 1                   | 0                   | +1.8V_VGA   |
| 0                | 4G   | 1                   | 1                   | 1                   |             |

It is a shared pin strap with CONFIG[2:0] if BIOS\_ROM\_EN is set to 0.


| CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS<br>ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED,<br>THEY MUST NOT CONFLICT DURING RESET |                                |                                          |                                                                                                                                                                                                                                                                                                                               | Default Setting  |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| STRAPS                                                                                                                                                                    | MLPS                           | GPIO PIN                                 | DESCRIPTION OF DEFAULT SETTINGS                                                                                                                                                                                                                                                                                               |                  |
| MLPS_DISABLE                                                                                                                                                              | NA                             | GPIO_28_FDO                              | Enable MLPS, NA for Thames/Whistler/Seymour<br>0: Enable MLPS, disable GPIO PINSTRAP<br>1: Disable MLPS, enable GPIO PINSTRAP                                                                                                                                                                                                 | X                |
| TX_PWRS_ENB                                                                                                                                                               | PS_1[4]                        | GPIO0                                    | Transmitter Power Savings Enable<br>0: 50% Tx output swing<br>1: Full Tx output swing                                                                                                                                                                                                                                         | X                |
| TX_DEEMPH_EN                                                                                                                                                              | PS_1[5]                        | GPIO1                                    | PCIe Transmitter De-emphasis Enable<br>0: Tx de-emphasis disabled<br>1: Tx de-emphasis enabled                                                                                                                                                                                                                                | X                |
| BIF_GEN3_EN_A                                                                                                                                                             | PS_1[1]                        | GPIO2                                    | PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour)<br>0: GEN3 not supported at power-on<br>1: GEN3 supported at power-on                                                                                                                                                                                           | 1                |
| BIF_VGA_DIS                                                                                                                                                               | PS_2[4]                        | GPIO9                                    | VGA Control<br>0: VGA controller capacity enabled<br>1: VGA controller capacity disabled (for multi-GPU)                                                                                                                                                                                                                      | 0                |
| ROMIDCFG[2:0]                                                                                                                                                             | PS_0[3..1]                     | GPIO[13:11]                              | Serial ROM type or Memory Aperture Size Select<br>If GPIO22 = 0, defines memory aperture size<br>If GPIO22 = 1, defines ROM type<br>100 - 512kbit M25P05A (STD)<br>101 - 1Mbit M25P10A (STD)<br>101 - 1Mbit M25P10A (STD)<br>101 - 4Mbit M25P40 (STD)<br>100 - 512kbit Pm25LV512 (Chingis)<br>101 - 1Mbit Pm25LV010 (Chingis) | XXX              |
| BIOS_ROM_EN                                                                                                                                                               | PS_2[3]                        | GPIO22                                   | Enable external BIOS ROM device<br>0: Disabled<br>1: Enabled                                                                                                                                                                                                                                                                  | X                |
| AUD[1]<br>AUD[0]                                                                                                                                                          | NA<br>NA                       | HSYNC<br>VSYNC                           | 00 - No audio function<br>01 - Audio for DP only<br>10 - Audio for DP and HDMI if dongle is detected<br>11 - Audio for both DP and HDMI<br>HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.     | XX               |
| CEC_DIS                                                                                                                                                                   | PS_0[4]                        | GENLK_VSYNC                              | Enable CEC function. Reserved for Thames/Whistler/Seymour<br>0: Disabled<br>1: Enabled                                                                                                                                                                                                                                        | X                |
| RESERVED<br>RESERVED<br>RESERVED<br>RESERVED                                                                                                                              | PS_1[3]<br>PS_1[2]<br>NA<br>NA | GENLK_CLK<br>GPIO8<br>GPIO21<br>GENERICC | NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET<br>Reserved<br>Reserved<br>Reserved<br>Reserved (for Thames/Whistler/Seymour only)                                                                                  | 0<br>0<br>0<br>0 |
| AUD_PORT_CONN_PINSTRAP2<br>AUD_PORT_CONN_PINSTRAP1<br>AUD_PORT_CONN_PINSTRAP0                                                                                             | PS_3[5]<br>PS_3[4]<br>PS_0[5]  | NA<br>NA<br>NA                           | STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS<br>111 = 0 usable endpoints<br>110 = 1 usable endpoints<br>101 = 2 usable endpoints<br>100 = 3 usable endpoints<br>011 = 4 usable endpoints<br>010 = 5 usable endpoints<br>001 = 6 usable endpoints<br>000 = all endpoints are usable                          | XXX              |

## Power Up/Down Sequence



PROJECT : R63  
Quanta Computer Inc.

| Size<br>Custom                  | Document Number<br>THAMES_LVDS / STRAP | Rev<br>1A |
|---------------------------------|----------------------------------------|-----------|
| Date: Friday, December 21, 2012 | Sheet 17 of 44                         |           |





2. BACO Support: Refer to the BACO reference schematics/Application note for detail about BIF\_VDDC Rail if BACO is Supported (Uninstall Ra)








**CHANNEL A: 256MB/512MB DDR3**







10/24: SI modify



FAN hole




12/20: PV add



10/17: SI modify add H25




## PCH BKT






Nut PN:MBUL1001010


## CPU BKT





## VGA BKT



## THERMAL BKT



## KB lock
















**PROJECT : R63**  
Quanta Computer Inc.

|                                 |                                    |          |
|---------------------------------|------------------------------------|----------|
| Size<br>Custom                  | Document Number<br><b>CRT,Hole</b> | Rev<br>1 |
| Date: Friday, December 21, 2012 | Sheet 23 of 44                     |          |



# LID Switch

25




PROJECT : R63  
Quanta Computer Inc.

| Size   | Document Number           | Rev            |
|--------|---------------------------|----------------|
| Custom | LCD CONN/LID/CAM          | 1A             |
| Date:  | Friday, December 21, 2012 | Sheet 25 of 44 |


2,6,7,8,9,10,12,13,14,23,24,26,27,28,29,30,31,32,33,34,39,40,42,44  
4,7,9,11,31,32,34,35,36  
7,23,26,28,29,32,33,34,39  
34,35,36,37,38,39,40,42,43,44

## EMI request





7,23,28,29,32,33,34,39 +5V  
23 +5V\_HDMIC  
2,6,7,8,9,10,12,13,14,23,24,25,27,28,29,30,31,32,33,34,39,40,42,44 +3V


## close to HDMI conn






## Close to HDMI Connector



8/31: Intel suggestion




## 10/14: SI for EMI request



PROJECT : R63  
Quanta Computer Inc.

Size Custom Document Number HDMI CONN Rev 1A  
Date: Friday, December 21, 2012 Sheet 26 of 44


8 CLK\_PCIE\_REQ2# CLK\_PCIE\_REQ2# R448 10 4/S CLK\_PCIE\_REQ2# R




8/21 DB Modify

RTS5227 AV12 R784 10 4/S RTS5227 DV12S

## SD / MMC CARD READER



Change footprint to  
sdcard-psdbtc-09glbs1nn4h3-11p



|     |        |        |
|-----|--------|--------|
| SP1 | SD D1  | MS D1  |
| SP2 | SD D0  | MS D0  |
| SP3 | SD CLK | MS D0  |
| SP4 | SD CMD | MS D2  |
| SP5 | SD D3  | MS D3  |
| SP6 | SD D2  | MS CLK |

Share Pin

12/13: PV modify

|       |      |            |
|-------|------|------------|
| SD D0 | C596 | 5.6P/16V_4 |
| SD D1 | C586 | 5.6P/16V_4 |
| SD D2 | C610 | 5.6P/16V_4 |
| SD D3 | C605 | 5.6P/16V_4 |


2,6,7,9,10,34,36,38,39,42,44 +3VS5  
2,6,7,8,9,10,12,13,14,23,24,25,26,28,29,30,31,32,33,34,39,40,42,44 +3V  
+3VCARD




NB5

PROJECT : R63  
Quanta Computer Inc.


| Size                            | Document Number     | Rev |
|---------------------------------|---------------------|-----|
| Custom                          | RTS5229 & CR SOCKET | 1A  |
| Date: Friday, December 21, 2012 | Sheet 27 of 44      |     |













### Touch Screen Connector

close to 14" TS connector(CN21).





|       |     |
|-------|-----|
| 12,44 | +3V |
| 11,39 | +3V |








## KEYBOARD Con.



### SATA\_LED




### KEYBOARD PULL-UP




SI, add Mute LED feature

### 12/20 PV modify PWR\_LED




9/15 SI for H/W.


EC KB3930 has included K/B pull-up resistor and function



## POWER BUTTON CONNECT





1. +3VPCU(LIDSWITCH PWR)
2. +3VPCU(LIDSWITCH PWR)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND



## TOUCH PAD Con.


change to +3VSUS  
close conn



PROJECT : R63  
Quanta Computer Inc.


| Size                            | Document Number | Rev |
|---------------------------------|-----------------|-----|
| Custom                          | LED/KB/SW/TP    | 1A  |
| Date: Friday, December 21, 2012 | Sheet 32 of 44  |     |

## CPU FAN





## SATA HDD CONNECTOR


33




## SATA ODD CONNECTOR



follow INTEL DG change eject PU to +3V.



High : ODD power down  
Low : ODD power on



2,6,7,8,9,10,12,13,14,23,24,25,26,27,28,29,30,31,32,34,39,40,42,44  
4,7,9,11,25,31,32,34,35,36  
7,23,26,28,29,32,34,39  
35,39,44


+3V  
+3VPCU  
+5V  
+12VALW



PROJECT : R63  
Quanta Computer Inc.

Size Custom Document Number HDD/ODD/FAN Rev 1A  
Date: Friday, December 21, 2012 Sheet 33 of 44

## 34







**PROJECT : R63**  
**Quanta Computer Inc.**

|                                 |                                     |           |
|---------------------------------|-------------------------------------|-----------|
| Size<br>Custom                  | Document Number<br>Charger (OZ8681) | Rev<br>1A |
| Date: Friday, December 21, 2012 | Sheet 35 of 44                      |           |









**PROJECT : R63**  
**Quanta Computer Inc.**

Size: Custom   Document Number: **DDR3L(APW8819)**   Rev: 1A  
 Date: Friday, December 21, 2012   Sheet: 38 of 44



|                                |                                          |           |
|--------------------------------|------------------------------------------|-----------|
| Size<br>Custom                 | Document Number<br>Dis-charge IC (G5934) | Rev<br>1. |
| Date/Friday, December 21, 2012 | Sheet 39 of 44                           |           |




| CPU          | Ra    | Ca    | Rb    | Rc    | Rd          | Re          |             |
|--------------|-------|-------|-------|-------|-------------|-------------|-------------|
| 37W          | Dummy | Dummy | POP   | Dummy | CS34322FB00 | CS29092FB27 | CH733RY8802 |
| 47W          | POP   | POP   | Dummy | POP   | CS36652FB16 | CS31472FB14 | CH756RM8802 |
| R63 Location | PR10  | PC6   | PR4   | PR8   | PR14        | PR18        | PC128       |

For 37W CPU ; PC128 Placed 330uF 9 mohm  
For 47W CPU ; PC128 Placed 560uF 4.5 mohm

| CPU | PC128       |
|-----|-------------|
| 37W | CH733RY8802 |
| 47W | CH756RM8802 |



| PROJECT : R63<br>Quanta Computer Inc. |                                       |                |
|---------------------------------------|---------------------------------------|----------------|
| Size<br>Custom                        | Document Number<br>CPUCORE (NCP81103) | Rev<br>1A      |
| Date/Rev                              | December 21, 2012                     | Sheet 40 of 44 |



+VCC\_CORE 4,40



**PROJECT : R63**  
**Quanta Computer Inc.**

| Size                       | Document Number | Rev |
|----------------------------|-----------------|-----|
| Custom                     | NCP81151        | 1A  |
| Dellway, December 21, 2012 |                 |     |
| Sheet 41 of 44             |                 |     |

## VGA Core

GPI012 GPI016 GPI015 Thames XT

| PWRCNTL4 | PWRCNTL3 | PWRCNTL1 | V-CORE |
|----------|----------|----------|--------|
| 0        | 1        | 0        | 1.0V   |
| 1        | 0        | 0        | 0.9V   |
| 1        | 0        | 1        | 0.875V |
|          |          |          |        |
|          |          |          |        |
|          |          |          |        |

Default


—  +VGA\_CORE 18,34,44

42

|        |        |        |        |        |         |
|--------|--------|--------|--------|--------|---------|
| GPI010 | GPI012 | GPI016 | GPI020 | GPI015 | Mars XT |
|--------|--------|--------|--------|--------|---------|

| PWRCNTL5 | PWRCNTL4 | PWRCNTL3 | PWRCNTL2 | PWRCNTL1 | V-CORE |
|----------|----------|----------|----------|----------|--------|
| 0        | 1        | 1        | 1        | 1        | 1.125V |
| 1        | 0        | 0        | 0        | 0        | 1.100V |
| 1        | 0        | 0        | 0        | 1        | 1.075V |
| 1        | 0        | 0        | 1        | 0        | 1.050V |
| 1        | 0        | 0        | 1        | 1        | 1.025V |
| 1        | 0        | 1        | 0        | 0        | 1.000V |
| 1        | 0        | 1        | 0        | 1        | 0.975V |
| 1        | 0        | 1        | 1        | 0        | 0.950V |
| 1        | 0        | 1        | 1        | 1        | 0.925V |
| 1        | 1        | 0        | 0        | 0        | 0.900V |
| 1        | 1        | 0        | 0        | 1        | 0.875V |
| 1        | 1        | 0        | 1        | 0        | 0.850V |
| 1        | 1        | 0        | 1        | 1        | 0.825V |
| 1        | 1        | 1        | 0        | 0        | 0.800V |

Default



Mars (25W)

+VGA\_CORE

Countinue current: 25A

**Peak current: 30A**


**OCP minimum: 33A**

**L-L=0mV/A**



**PROJECT : R63**  
Quanta Computer Inc.


|                |                                       |                |
|----------------|---------------------------------------|----------------|
| Size<br>Custom | Document Number<br>+VGACORE NCP3218G) | Re             |
| Date:          | Friday, December 21, 2012             | Sheet 42 of 44 |





|                                 |                                      |          |
|---------------------------------|--------------------------------------|----------|
| Size<br>Custom                  | Document Number<br><b>+VGA POWER</b> | Rev<br>A |
| Date: Friday, December 21, 2012 | Sheet 43 of 44                       |          |

| VGA TYPE | R2 Value | P/N         | 1.0V_VGA |
|----------|----------|-------------|----------|
| Thems    | 10K      | CS31002FB26 | 1.0V     |
| MARS     | 11.3K    | CS31132FB07 | 0.95V    |


**+0.95V +/- 3%**  
**Countinue current:2A**  
**Peak current:3A**  
**OCP minimum:4A**



**1.8V +/- 3%**  
**Countinue current:2A**  
**Peak current:3A**  
**OCP minimum:4A**



+1.8V\_VGA 11,15,16,18,19  
+1.0V\_VGA 14,16,18,19  
+3V\_VGA 14,18



**PROJECT : R63**  
**Quanta Computer Inc.**

|                                 |                                           |           |
|---------------------------------|-------------------------------------------|-----------|
| Size<br>Custom                  | Document Number<br>+VGACORE (RT8208/1.8V) | Rev<br>1A |
| Date: Friday, December 21, 2012 | Sheet 44 of 44                            |           |