



ZYD SYSTEM BLOCK DIAGRAM




BOM Option Table

Reference	Description
IV@	for UMA only SKU
EV@	for Discrete Graphic only SKU
SP@	special case component
*	do not stuff

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V--+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V--+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/PCH	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT	MAINON	S0
+3V	+3.3V	CLK GEN/PCH/GPU/LVDS/Mini card/Codec/card MAINON	MAINON	S0
+1.5V_SUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+3V_D	+3.3V	I/O POWER for 3.3V pins	dGPU_VRON	Discrete enable
+VGPU_CORE	+0.9V--+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+VGPU_IO	+0.9V--+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable

Thermal Follow Chart






CPU_CLK select




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus







CLK Enable



Quanta Computer Inc.
PROJECT : ZYD

Size	Document Number	Rev
	Clock Generator	3B
Date:	Tuesday, April 06, 2010	Sheet 3 of 50



Scan Chain (Default)	STUFF -> R469, R491, R507 NO STUFF -> R489, R490
CPU Only	STUFF -> R490, R491 NO STUFF -> R469, R489, R507
GMCH Only	STUFF -> R489, R507 NO STUFF -> R491, R490, R469





PROJECT : ZYD

Size	Document Number	Rev
	AUBURNDA 1/4	3B
Date:	Tuesday, April 06, 2010	Sheet 4 of 50

Date: Tuesday, April 06, 2010 Sheet 4 of 50


AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)





AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)

AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



Note: For Validating IMVP VR R6451 should be STUFF and R2N1 NO STUFF	HFM_VID : Max 1.4V LFM_VID : Min 0.65V
--	---

```
HFM_VID : Max 1.4V
LFM_VID : Min 0.65V
```

**Quanta Computer Inc.**


PROJECT : ZYD

Size	Document Number	Rev
	AUBURNDA 3/4 (PWR)	3B
Date:	Tuesday, April 06, 2010	Sheet 6 of 50

Rev
38

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)


AUBURNDALE/CLARKSFIELD PROCESSOR (RESERVED, CFG)




Processor Strapping

	1	0	DEFAULT	
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled	1	CFG0 R172 *3.01K NC
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed	1	CFG3 R159 *3.01K/F 4
CFG4 (Embedded Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port	1	CFG4 R157 *3.01K
TP				CFG7 R161 *3.01K/F 4


IBEX PEAK-M (DMI, FDI, GPIO)




IBEX PEAK-M (LVDS, DDI)




PCH Pull-high/low




System PWR_OK




IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)




GPU RST#



GPIO Pull-up/Pull-down



modify 1024



modify 1116


modify 1116

Integrated Clock Chip Enable	
BOARD_ID0	High = Discrete Low = IV
RSV_GPIO8	High = Disable Low = Enable





Quanta Computer Inc.
PROJECT : ZYD


IBEX PEAK-M (POWER)



IBEX PEAK-M (GND)





Quanta Computer Inc.
PROJECT : ZYD





DDR3-DIMM0_H=4_STD

Place these Caps near So-Dimm0.




For Arrandale only designs--->Only method M1 should be enabled.
For Clarkfield only designs--->Both M1 AND M3 methods should be enabled simultaneously.
For Common Motherboard designs--->Both M1 AND M3 methods should be enabled simultaneously.

M1:PWR SMDRR_VREF
M1+:voltage divider(Default)
M3:CPU VREF_DQ_DIMM0




Place these Caps near So-Dimm1.



For Arrandale only designs--->Only method M1 should be enabled.
 For Clarksfield only designs--->Both M1 AND M3 methods should be enabled simultaneously
 For Common Motherboard designs--->Both M1 AND M3 methods should be enabled simultaneously.



Quanta Computer Inc.
PROJECT : ZYD





Quanta Computer Inc.
PROJECT : ZYD

Size	Document Number	Rev
	Madison/Park M2 PCIE I/F	3B
Date:	Tuesday, April 06, 2010	Sheet 16 of 50

GPU Power-on sequence

- 1 => +VGPU_CORE
- 2 => +VGPU_IO
- 3 => +1V
- 4 => +1.5V_GPU
- 5 => +3V_D
- 6 => +1.8V_GPU
- 7 => dGPU_PWROK

1.8V GPIO

NC on Park

NC on Park

DP Channel D is NC on PARK

EV@MadisonPark_M2

Amos 1014

GenericF/G is NC on PARK

Amos 1013

HDMI


DDCxx_AUX4x is NC on PARK

LVDS


CRT

DDCxx_AUX7x is NC on M9x and PARK



Park, M92M Use Channel B Memory Interface Only



TOP Right




MEM_A1 CLK




CHANNEL B: 512MB DDR3 (64M*16*4pcs)

18 VMB_DQ[63..0] VMB DQ63..0
18 VMB_DM[7..0] VMB DM7..0
18 VMB_RDQS[7..0] VMB RDQS7..0
18 VMB_WDQS[7..0] VMB WDQS7..0


QSA[7..0]
QSA# [7..0]




BOT Down








TOP Down




TOP Up



BOT Up



PIN STRAPS



Memory Aperture size	
GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB


Audio Table		
EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by dectec
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	000	See Memory Aperture size
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM




Thermal Sensor






DDR3 Memory Aperture size

DDR3 VRAM size						
Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512MB	1	1	0
			1GB	1	0	0
			2GB	1	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512MB	0	1	0
			1GB	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500	2GB	0	0	1
AMD	23EY2387MA-12	AKD5LGGT700		0	1	0








RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.


CRT(CRT)




LVDS(LDS)




LCD Power(LDS)




Hall Sensor(HSR)




Backlight Control(LDS)




IV@ HDMI LEVEL SHIFTER




HDMI-detect




I2C




External Graphic HDMI source




ESD Protect




EMI




HDMI connector



Giga-LAN AR8151




+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA




MINI-CARD (MNC) Reserve for BA70


Check LED signal. (active high or low)




MAIN SATA HDD



EE RETURN-PATH CAPACITORS




ODD (SATA)




Codec(ADO)


(CX20672-11Z for QFN)
(ADO)




Headphone




INT. MIC





EXT. MIC




Power (ADO)




Mute(ADO)



Internal Speaker(AMP)




Cardreader CONN(MMC)




Amos 03/25

to USB board USB connector
to USB board card reader
to USB board USB connector





Modify 1028

POWER BOARD CONN(UIF)




LED(UIF)









Modify 1022

BLUETOOTH CONNECTOR(BTM)




USBX1(USB)






CPU FAN(THM)



TOUCHPAD & Switch CONN.(TPD)









Quanta Computer Inc.
PROJECT : ZYD

Size	Document Number	Rev
	KB/FAN/TP+FP	3B
Date:	Tuesday, April 06, 2010	Sheet 34 of 50


SM_DRAMRST# signal (to system memory) to be driven high
 CKE signals (to system memory) to be driven low
 VREFDQ and VREFCA voltage (on system memory) needs to be maintained
 1.5-V power rail to system memory to be maintained.
 All other DDR3 memory interface signals are don't care during S3 state for
 memory self refresh.
 SM_DRAMPWR0K (to processor) is driven low during S3 as Processor VDDQ (1.5 V)
 is turned off with this implementation.



appears no need stuff if PQ12 don't stuff
 and why PQ86 is 220ohm




Modify 1017



6A/maximum


These isolation FETs are not required for ARD-only
 designs. Only CFD and common motherboard designs need to implement this circuit to
 meet the DDR3 VREF specification during S3.

EC(KBC)




I/O ADDRESS SETTING(KBC)


SHBM=0: Enable shared memory with host BIOS




SM BUS PU(KBC)



ACER ID(KBC)



SPI FLASH(KBC)




1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)


At 11/24 add

Winbond W25X16AVSSIG	AKE38ZP0N01
MXIC MX25L1605AM2C-15G	AKE37FP0Z13

HWPG(KBC)



POWER-ON Switch(KBC)



Modifv 1028

INTERNAL KEYBOARD STRIP SET(KBC)

**Quanta Computer Inc.**

PROJECT : ZYD


WDCF781 & FLASH


Size	Document Number
------	-----------------

Date: Tuesday, April 06, 2010

Sheet 36 of 50


Date: Tuesday, April 06, 2010 Sheet 36 of 50







[PWM]



$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

AO1718 Rdson = 3~4.3mOhm

$$L(ripple\ current) = (19 - 1.05) * 1.05 / (1u * 272k * 19) \sim 3.64A$$

$$4.3m * 18 = RILIM * 20uA$$


$$RILIM = 3.87K \text{ --- } 3.92K$$


Aurbundale (1.05V) R1 = 4.02K (CS24023F928)
Clarksfield (1.1V) R1 = 4.75K (CS24753F919)




Quanta Computer Inc.
PROJECT : ZYD


Size	Document Number	Rev
	+VTT (UP6111A)	3B
Date:	Tuesday, April 06, 2010	Sheet 40 of 50










[PWM]








based on thermister SPEC
1K--->82~83



Quanta Computer Inc.

PROJECT : ZYD

Size	Document Number	Rev
	Thermal Protection	3B
Date:	Tuesday, April 06, 2010	Sheet 47 of 50



Model		REV	CHANGE LIST	MODEL	ZYD	
		1A	20091028 Page 30, Move the resistors and common chokes from W/B to daughter board 20091028 Page 30, Move the R1027 and R1059 to daughter board and change to 0402 (place closer). 20091028 Page 30, Move USB Power switch to daughter board 20091028 Page 30, Change card reader USB board CONN P/N to DPVCSFPB55 20091028 Page 26, Delete R203 and R171 to leave R245 chassis contact to GND directly 20091028 Page 31, Add net name susled_R, Perled_R,BATLED08_R, BATLED18_R,RFLXED_R,RFLXED08_R 20091028 Page 35, Add SW1 for debug purpose 20091028 Page 33, update Hole footprints 20091029 Page 41, Change PK199, PR200 P/N from CS00003J2951 to CS00003F916 20091102 Page 24, 29, Add Mic_GND for internal analog MIC 20091102 Page 27, Delete C204, C208, CS58, R411, R385, R373, RP3, Q27, Q26. and change CS78 from 0.47u to 4.7u 20091102 Page 10, Stuff R1001, R1002, R503 20091103 Page 33, Delete Hole4, Hole5, Hole8, Hole18 20091104 Page 33, update power schematic 20091104 Page 30, swap L18,L19,L58 USB nets for layout request. 20091108 Page 45, delete net name MAINON_G 20091108 Page 39, Change PR151 P/N from CS24703F908 to CS24023F928 for support Arrandale only 20091108 Page 33, Delete Hole36 20091110 Page 31, Move Wi-Fi LED to PB 20091111 Page 39, Delete P18 and Change PL9 footprint and value(1.5uH footprint:CHOKE-BTPQ4LR36WPC-NB4) 20091111 Page 41, Stuff +1.5V_GPU power source for EV# only 20091111 Page 37, reserve PR275 for GPU power 20091112 Page 18, Follow ATI suggestion to modify R419 from 680ohm to 51 ohm. 20091112 Page 27, Remove LPC from Mini PCIE port CN24 20091112 Page 37,45, unstuff +3V_BUS components 20091113 Page 27, Two Mi-Pi LED share one net RF_LED8 20091113 Page 31, Delete Q21,Q23, R347 20091113 Page 29, Reserve three more resistors R373, R368, R385 for ESD solution 20091116 Page 34, unstuff PR95, PR96, PQ17, PQ15 20091116 Page 24, Change C650 from 0.22u/6.3V_4 to 0.22u/10V_4 20091116 Page 32, Change C399 from 1U/6.3V_4 to 1u/10V_4 20091116 Page 7, unstuff R159 20091116 Page 11, stuff R592 for DIS and stuff R595 for OMA 20091116 Page 11, Reserve pull low for unused pin GPIO_VIOCR_R 20091116 Page 8, Delete R414 20091116 Page 25, Delete R145 20091116 Page 36-45, PC14 un-mount; PC207 change P/N; PC154 change P/N and value.; PC155 un-mount; PC180 change P/N; PC119 change P/N; PC118 change P/N		FROM	To
ZYD MB					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
					X	1A
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
			X	1A		
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			
		X	1A			

Model		REV	CHANGE LIST				MODEL	ZYD	
ZYD MB		3B	20100322 Page 32, delete Q25 20100322 Page 44,45 modify P05,P07 footprint 20100324 Page 44,45 change PC184,PC179,PC207,PC125,PC236,PC118,PC186 P/N to CC71004M204 20100324 Page 43 change PC126, PC24, PC125 to CH5474KEA06(4.7uF 25V 0805) 20100324 Page 30 change R298,R314 to 39ohm 20100325 reserved EMI chock lacion for USB 1/3/11/12/8 20100325 Page 41 change PC226 to 0805 4.7uF/25V,and add PC247 ,BOM stuff. 20100325 Page 30 change R223,R347,C444,R252, R590 and R306 to short pad.	FROM	To				
				3A	3B				
				3A	3B				
				3A	3B				
				3A	3B				
				3A	3B				
				3A	3B				
				3A	3B				
				3A	3B				
				3A	3B				
				3A	3B				
				3A	3B				
				3A	3B				
				3A	3B				