






T2.2






















Try to save the 14.318Mhz crystal for ATI after A-TEST



This can be no connect ?




ICS951403 FREQUENCY SELECTION							
FS3	FS2	FS1	FS0	CPU	SDRAM	PCICLK	AGP SEL=0
0	0	0	0	100.00	100.00	33.33	66.67
0	0	0	1	100.00	133.33	33.33	66.67
0	0	1	0	100.00	150.00	30.00	60.00
0	0	1	1	100.00	66.67	33.33	66.67
0	1	0	0	133.33	133.33	33.33	66.67
0	1	0	1	125.00	100.00	31.25	62.50
0	1	1	0	124.00	124.00	31.00	62.00
0	1	1	1	133.00	100.00	33.33	66.67






PROJECT : KT31
Quanta Computer Inc.
DAKT31MB6B9

Size	Document Number	Rev
	ATI-U1 VID,CRT,TV&CKGEN	3A
Date:	Wednesday, March 19, 2003	Sheet 6 of 29

ISA PU



PCI PU




POWER (K7 MOBILE)

AD0 R284 2.2K Use Internal AGP

AD2 R281 2.2K Disable Cal Defaults for CPU

AD3 R280 2.2K PCI 33MHZ

Panel IDs




AD8 R291 10K Enable K7 outclk delay

AD11 R293 2.2K Disable internal clock generator (A11 ASIC)

AD14 R283 10K 1.2V Interface(Mobile) (Auto-Calibration Default Value)

AD15 R61 2.2K 1.7V Interface(Desktop)

CPU Frequency



AD[0..31] [4,8,13,20,21,22,30]

AD20 R46 2.2K REQ3/GNT3 used as REQ3/GNT3

AD21 R58 2.2K Disable PLL Bypass mode

AD24 R55 10K Disable INCLK_Delay

Enable INCLK_Delay

AD26 R54 10K 00:Default(Best Performance)

AD27 R53 10K 01:Slow CPU by one cycle for read data

10:Slow NB by one cycle for write data

11:Slow Both by one cycle for write data

AD28 R52 10K Disable Spread Spectrum

Enable Spread Spectrum

AD29 R41 10K Use full Straps set

Use reduce Straps set

AD30 R50 10K 00:66MHZ


AD31 R39 10K 01:100MHZ

10:166MHZ

11:133MHZ

FSB133/100# [6]

S2K Timming




[4,9] -PCIREQ R309 10K Disable internal clock generator (A12 ASIC)


[4,8,13,20,21,22,30] -CBE3 R32 10K Normal operation


[4,8,13,20,21,22,30] -CBE0 R290 2.2K Disable external SIP ROM

CPU_FID3 [3]








Check this hardware detect






For S0-DIMM








LCDID0	LCDID1	LCDID2	
1	1	1	Non SPWG XGA 1024*768 TFT
0	1	1	SXGA 1400*1050 TFT
1	0	1	SPWG XGA 1024*768 TFT



LCD INTERFACE





	DEFEATURE	FULL FUNCTION
R468	NO INSTALL	INSTALL
R469	0 OHM	6.8K
R470	0 OHM	6.8K
R471	NO INSTALL	INSTALL
R472	NO INSTALL	INSTALL
Q55	NO INSTALL	INSTALL
Q56	NO INSTALL	INSTALL
Q57	NO INSTALL	INSTALL





Treat MDC conn ,Smart DAA and CODEC as a daughter board

The AMC20493-001 modem is used for mother board family MBAMC20493-00.









GAIN0	GAIN1	Av
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB







Close to RJ11
Close to H3 EMI
Close to RP



AUDIO AMPLIFIER

TPA0312



Place this close to MDC CONN





PROJECT : KT3I


Quanta Computer Inc.


DAKT3IMB6B9








Size	Document Number	Rev
Custom	TPA0312&Audio Jack	3D
Date:	Wednesday, March 19, 2003	Sheet 17 of 29






















Could change to 5VSUS ?

Use 2.5V CAPs can be better ? 27A

Could change to 5VSUS ?

CONNECT PIN 117 TO A_SKT_VCC = 026833 CONTROLLER INSTALLED
CONNECT PIN 117 TO PCI_RST# = ONLY SUPPORT D3_HOT
CONNECT PIN 117 TO GRST# = D3-COLD SUPPORT WITH GRST# SIGNAL



O2 MICRO CARDBUS CONTROLLER OZ6933 TQFP

NOTES:

THE SERIAL IRQ SIGNAL MUST BE
PULLED-UP BY 10K ON THE MLB.

THE TWO SOCKET ACTIVITY SIGNALS MAY
BE ORED TOGETHER FOR A SINGLE SIGNAL.



THE STRAPPING RESISTORS ON SLATCH AND
SDATA CONFIGURE OZ6933 FOR SERIAL POWER.
(SEE BOTTOM OF PAGE)

THE OZ6933 DEFAULTS TO PCI INT. MODE.
(THE BIOS MUST PROGRAM PCI/WAY MODE)


THIS SIGNAL CAN CONTROL
A BANK OF ZV BUFFERS
TO SUPPORT ZOOM-VIDEO
ON BOTH SLOTS.

THESE RESISTORS ARE REQUIRED FOR POWER-ON STRAPPING
IN ORDER TO GUARANTEE CORRECT POWER SWITCH MODE.

SERIAL POWER CONTROL



TI TPS2206 DUAL-SLOT SERIAL



PROJECT : KT3I

Quanta Computer Inc.
DAKT3IMB6B9

Size	Document Number	PCMCIA-OZ6933	Rev
Custom			2A
Date:	Wednesday, March 19, 2003	Sheet	30 of 30