




ZY9B SYSTEM BLOCK DIAGRAM



GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

Thermal Follow Chart






CPU_CLK select




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus





CLK Enable



Quanta Computer Inc.
PROJECT : ZY9B

Size	Document Number	Rev
	Clock Generator	1A
Date:	Thursday, September 17, 2009	Sheet 3 of 49

AUBURNDALE/CLARKSFIELD PROCESSOR (CLK,MISC,JTAG)



EV:B MODIFY BY D61.52

+1.5V_CVPUVDQ

7
UF.4

PM_DRAM_PWRGD

8
4

Use a voltage divider with VDDQ (1.5V) rail (ON in S3) and resistor combination of 4.75K (to VDDQ)/12K (to GND) to generate the required voltage.
Note: CRB uses a 3.3V (always ON) rail with 2K and 1K combination.


Scan Chain (Default)	STUFF -> R469, R491, R507 NO STUFF -> R489, R490
CPU Only	STUFF -> R490, R491 NO STUFF -> R469, R489, R507
GMCH Only	STUFF -> R489, R507 NO STUFF -> R491, R490, R469



Quanta Computer Inc.
PROJECT : ZY9B


Size	Document Number	Rev
	AUBURND 1/4	1A
Date:	Thursday, September 17, 2009	Sheet 4 of 49

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)




AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)

IBEX PEAK-M (LVDS, DDI)



System PWR_OK




 Quanta Computer Inc. PROJECT : ZY9B		Rev 1A
Size	Document Number IBEX PEAK-M 1/6	
Date:	Thursday, September 17, 2009	Sheet 8 of 49

[illegible]


Timing diagram showing four ACZ signals: ACZ_SYNC, ACZ_RST#, ACZ_SDOUT, and ACZ_BIT_CLK. Each signal is shown as a square wave with a period of 33.4 ns. The signals are connected to pins R633, R617, R636, and R627 respectively. A 0.1µF capacitor (C845) is connected to pin R627 and ground.

Schematic diagram of the SPI interface between the U930 microcontroller and the W25Q32BVSIG memory chip. The U930 pins 1, 6, 5, 4, and 3 are connected to the memory chip pins 1, 2, 3, 4, and 5 respectively. The memory chip pins 8, 7, and 4 are connected to the +3V supply through resistors R323, R364, and capacitor C553. The memory chip pins 2, 3, and 4 are connected to ground through capacitor C557 and resistor R364. The memory chip pins 1, 2, 3, 4, and 5 are connected to the U930 pins 1, 2, 3, 4, and 5 respectively.




Pin Name	Strap description	Sampled	Configuration	ZY9B note												
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode													
INIT3_3V	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down													
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)													
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up													
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <thead> <tr> <th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr> </thead> <tbody> <tr> <td>1</td><td>1</td><td>SPI</td></tr> <tr> <td>1</td><td>0</td><td>PCI</td></tr> <tr> <td>0</td><td>0</td><td>LPC</td></tr> </tbody> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]
GNT1#	GNT0#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK														
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN												
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)													
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm													
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)													
SPI_MOSI	iTPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable													
HDA_SDO	Reserved	RSMRST#	Should not be pull-up (weak pull-down 20K)													
GPIO8	Reserved	RSMRST#	Should not be pull-down (weak pull-up 20K)													
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)													
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0 = 1.8V supply)												
GPIO15	Reserved	RSMRST#	0 = TLS no Confidentiality (weak pull-down 20K) 1 = U.S. Confidentiality													

IBEX PEAK-M (PCI-E, SMBUS, CLK)



GPU RST#



Pinout diagram for the GP107 GPU, showing connections for TP, PCH, GPIO28, GPIO45, RST_GATE#, GPIO57, LAN_DISABLE#, SIO_EXT_SMI#, SIO_EXT_SC#, dGPU_PWR_EN#, SIO_RCIN#, SIO_A20GATE, GPU_HOLD_RST#, SATA5GP, GPIO22, dGPU_PSRNT#, SAVE_LED#, STP_PCI#, GPIO38, BMBUSY#, SV_SET_UP, and various power pins (+3V, 5S, 1.3V, +3V).

Signal	Pin	Value
TP	PCH	GPIO28
GPIO45	R688	10K 4
RST_GATE#	R686	10K 4
GPIO57	R337	10K 4
LAN_DISABLE#	R346	10K 4
SIO_EXT_SMI#	R608	10K 4
SIO_EXT_SC#	R611	10K 4
dGPU_PWR_EN#	R328	10K 4
SIO_RCIN#	R701	10K 4
SIO_A20GATE	R704	10K 4
GPU_HOLD_RST#	R712	10K 4
SATA5GP	R711	10K 4
GPIO22	R349	10K 4
dGPU_PSRNT#	R327	10K 4
SAVE_LED#	R356	10K 4
STP_PCI#	R365	10K 4
GPIO38	R715	10K 4
BMBUSY#	R714	8.2K 4
SV_SET_UP	R348	10K 4


```

- remove GPI07 PU at 6/1


```

SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------



GPI057 stuff PD and not stuff PU for Intel suggestion at 6/1





 Quanta Computer Inc. PROJECT : ZY9B		
Size m/	Document Number IBEX PEAK-M 4/6	Rev 1A
Date: Tuesday, September 22, 2009	Sheet 11 of 49	






IBEX PEAK-M (GND)






Place these Caps near So-Dimm0.






(4) PM_EXTTSM1
(14,16) DDR3_DRAMRST#

2.48A




Place these Caps near So-Dimm1.




maybe can save

Close to SO-DIMM



Quanta Computer Inc.
PROJECT : ZY9B






GPU Power-on sequence

- 1 => +3V_D
- 2 => +VGPU_CORE
- 3 => +VGPU_IO
- 4 => +1V
- 5 => +1.5V_GPU
- 6 => +1.8V_GPU
- 7 => dGPU_PWROK

1.8V GPIO

3.3V GPIO






HDMI







Display Port

CRT

LVDS





(19) VMA_DQ[63..0] VMA_DQ[63..0]
 (19) VMA_DM[7..0] VMA_DM[7..0]
 (19) VMA_RDQS[7..0] VMA_RDQS[7..0] QSA[7..0]
 (19) VMA_WDQS[7..0] VMA_WDQS[7..0] QSA#[7..0]




CHANNEL B: 512MB DDR3 (64M*16*4pcs)

[illegible]





PIN STRAPS



Memory Aperture size

GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

Audio Table


EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detectec
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	000	See Memory Aperture size
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM




DDR3 VRAM SIZE Strap

DDR3 VRAM size


Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512MB	1	1	0
			1GB	1	0	0
			2GB			
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512MB	0	1	0
			1GB	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500	2GB	0	0	1

Thermal Sensor




Vendor	P/N
WINDBOND	AL83L771K01
GMT	AL000780000

USD0.16




RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

HDMI Hot-PLUG to EC and GPU



DP Hot-PLUG to EC and GPU





HDMI

Input EQ setting	
INn_PEQ	Output
L	Middle EQ
H	High EQ
M	Low EQ


DDC Buffer setting	
DDC_BUF	Output
L	Passive DDC
H	Active Set-1
M	Active Set-2

Pre-emphasis and EMI setting	
PRE_EMI	Output
L	No_PRE&EMI
H	PRE enable
M	EMI control

Hot-plug detect	
CFG_HPD	Output
L	Follow SW_MAIN
H	Follow SW_DDC
M	SW or DDC




EMI reserve for HDMI




Close CN24

HDMI connector




DisplayPort




ESD Protect

close to DP connector




DP_CAD	Behavior
Low	DP signal (AC couple)
High	TMDS signal (DC couple)


DP connector DFHS20FR029




Giga-LAN BCM57780




TRANSFORMER




RJ45



LAN POWER




EEPROM




EEPROM Strapping

EEPROM Type	EECLK	EEDATA
24LC02	1	1
Internal	1	0


CODEC(ALC669X)



CENTER MONO




CODEC/AMP Power




 Quanta Computer Inc. PROJECT : ZY9B		Rev 1A
Date:	Thursday, September 17, 2009	Sheet 29 of 49


SPEAKER/HP AMP.




LINE-OUT/SPDIFO




SURR-SPK




MIC




SUBWOOFER




LINE IN




2nd SATA HDD (edge of board)




MAIN SATA HDD



ODD (SATA)



EE RETURN-PATH CAPACITORS






Quanta Computer Inc.
PROJECT : ZY9B

Size	Document Number	Rev
	SATA-HDD/ODD	1A
Date:	Thursday, September 17, 2009	Sheet 31 of 49



Wireless

+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA

Fotprint : MIPCI-800055FB052GX-52P-LDV-NB4







TV and Debug



 Quanta Computer Inc. PROJECT : ZY9B		Rev
		1A
Size	Document Number	
MINI PCI-E card/TV		
Date:	Thursday, September 17, 2009	Sheet 32 of 49

NEW CARD








Quanta Computer Inc.
PROJECT : ZY9B

Size	Document Number	Rev 1A
NEW CARD		
Date: Thursday, September 17, 2009	Sheet 33 of 49	


USB & ESATA




HOLES




USB_2PORT/B




USB_SWITCH/B




TP_Screen




INT K/B




Keyboard LED control




TOUCHPAD & Finger-Printer CONN.



BLUETOOTH CONNECTOR





CPU FAN





Quanta Computer Inc.
PROJECT : ZY9B

Size	Document Number	Rev
	KB/FAN/TP+FP/BT	1A

Date: Tuesday, September 22, 2009 Sheet 36 of 49









AOL1718 $R_{ds}=3\sim4.3m\Omega$
+5VPCU OCP:4A 400K

$L(\text{ripple current})$
 $= (19-5) \cdot 5 / (1.5u \cdot 400k \cdot 19)$
 $\sim 6.14A$

13A $I_{ocp}=14 - (6.14/2) \sim 10.93A$
 $V_{th}=10.93A \cdot 4.3m\Omega = 46.999mV$
 $R(I_{lim}) = (46.999mV \cdot 10) / 5uA$
 $= 93.9 \sim 95.3K$



[PWM]




A01718 Rdson=3~4.3mOhm

$L(\text{ripple current})$
 $= (19 - 1.05) * 1.05 / (1\mu * 272k * 19)$
 $\sim 3.64A$
 $4.3m * 15 = RILIM * 20\mu A$
 $RILIM = 3.24K (3.22K)$

BOM change notice
 Arrandale (1.05V) R1 = 4.02K (CS24023F928)
 Clarksfield(1.1V) R1 = 4.75K (CS24753F919)

5/4
 PR157 change to 4.75K






Quanta Computer Inc.


PROJECT : ZY9B

Size	Document Number	Rev
	+VTT (UP6111A)	1A
Date:	Thursday, September 17, 2009	Sheet 41 of 49

[PWM]



A04710 $R_{ds(on)} = 11.8 \sim 14.2 \text{ m}\Omega$
 $OCP = 7.2 \sim 0.8 \text{ A}$
 $L(\text{ripple current})$
 $= (19 - 1.05) * 1.05 / (2.2 * 272 \text{ k} * 19)$
 $\sim 1.6577 \text{ A}$
 $14.2 \text{ m} * 7 = RILIM * 20 \mu\text{A}$
 $RILIM = 4.99 \text{ K} (4.97 \text{ K})$




Quanta Computer Inc.
PROJECT : ZY9B

Size	Document Number	Rev
	+1.05V(UP6111AQDD)	1A



Date: Monday, September 21, 2009 Sheet 42 of 49


[PWM]




$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$


A01412 $R_{ds(on)}=3.8\sim4.6m\Omega$
OCP=12.21+0.5A
L(ripple current)
= $(19-1.5)*1.5/(2.2u*400k*19)$
~1.57A
 $4.6m*19=RILIM*10uA$
RILIM=8.74K --- 8.87K
 $(10u*PR35)/R_{ds(on)}+\Delta I/2=I_{ocp}$










[PWM]





[PWM]





For EC control thermal protection (output 3.3V)

<http://laptop-motherboard-schematic.blogspot.com/>

[illegible]