

JE40 HR

DIS/UMA/Muxless Schematics Document

Sandy Bridge

Intel PCH


DY :None Installed
DIS:DIS installed
DIS_Muxless :BOTH DIS or Muxless installed
DIS_PX:BOTH DIS or PX installed
DIS_PX_Muxless:DIS or PX or Muxless installed.
Muxless: Muxless installed.(PX4.0)
PX:MUX installed.(PX3.0)
PX_Muxless:BOTH PX or Muxless installed.
UMA:UMA installed
UMA_Muxless:BOTH UMA or Muxless installed
UMA_PX_Muxless:UMA or PX or Muxless installed

ANNIE: ONLY FOR ANNIE solution.
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
65W: for 65W adaptor installed.
90W: for 90W adaptor installed.

HR UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size A3	Document Number JE40-HR		Rev -1
Date: Thursday, December 02, 2010	Sheet 1	of	102

JE40 HR Block Diagram (Discrete/UMA/co-lay)



SYSTEM DC/DC APL5916KAI 48		CPU DC/DC NCP6131S52MNR 42~43	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D05V_PWR	0D85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC UP6128PQDD 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC UP6183PQAG 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC UP6165BQKF 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3

SYSTEM DC/DC NCP5911MNTBG 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE_PWR

VGA RT8208BGQW 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

TI CHARGER BQ24745RHDR 40	
INPUTS	OUTPUTS
DCBATOUT	BT+

SYSTEM DC/DC RT9025 47	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0

SYSTEM DC/DC RT9025-25PSP 93	
INPUTS	OUTPUTS
1D5V_S3 3D3V_S5	1V_VGA_S0 1D8V_VGA_S0

Switches	
INPUTS	OUTPUTS
1D5V_S3 3D3V_S0	1D5V_VGA_S0 3D3V_VGA_S0

PCB LAYER	
L1:Top L2:VCC L3:Signal	L4:Signal L5:GND L6:Bottom

HR UMA

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Block Diagram			
Size A3	Document Number JE40-HR	Rev -1	
Date: Thursday, December 02, 2010	Sheet 2 of 102		

PCH Strapping Huron River Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPI015	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPI08	GPI08 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPI027	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Mini Card1(WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

Processor Strapping Huron River Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. Enabled - An external Display Port device is connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE		Voltage Rails		DESCRIPTION
		VOLTAGE	ACTIVE IN	
5V_S0 3D3V_S0 1D0V_S0 1D05V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D0V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0		5V	S0	CPU Core Rail Graphics Core Rail
		3.3V		
		1.8V		
		1.5V		
		1.05V		
		0.95 - 0.85V		
		0.75V		
		0.35V to 1.5V		
		0.4 to 1.25V		
		1.8V		
		3.3V		
		1V		
5V_USBX_S3 1D5V_S3 DDR_VREF_S3		5V	S3	
		1.5V		
		0.75V		
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5		6V-14.1V	All S states	AC Brick Mode only
		6V-14.1V		
		5V		
		5V		
		3.3V		
		3.3V		
3D3V_LAN_S5		3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC		3.3V	DSM, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5		3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

[illegible]

 緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Table of Content			
Size A3	Document Number	Rev	
JE40-HR		-1	
Date:	Thursday, December 02, 2010	Sheet 3 of	102

Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.


Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.


Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics function for power saving.



CPU1A
SANDY
62.10055.421
Change:62.10053.611
2nd = 62.10055.321
3rd = 62.10040.821



Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.


NOTE.
If PEG is not implemented, the RX&TX pairs can be left as No Connect

PEG Static Lane Reversal

PEG_TX#0	M29	PEG C TXN15	C401	Do Not Stuff	PEG_TXN15
PEG_TX#1	M32	PEG C TXN14	C402	Do Not Stuff	PEG_TXN14
PEG_TX#2	M31	PEG C TXN13	C403	Do Not Stuff	PEG_TXN13
PEG_TX#3	L32	PEG C TXN12	C404	Do Not Stuff	PEG_TXN12
PEG_TX#4	L29	PEG C TXN11	C405	Do Not Stuff	PEG_TXN11
PEG_TX#5	K28	PEG C TXN9	C407	Do Not Stuff	PEG_TXN9
PEG_TX#6	K31	PEG C TXN8	C408	Do Not Stuff	PEG_TXN8
PEG_TX#7	J28	PEG C TXN7	C409	Do Not Stuff	PEG_TXN7
PEG_TX#8	H29	PEG C TXN6	C410	Do Not Stuff	PEG_TXN6
PEG_TX#9	G27	PEG C TXN5	C411	Do Not Stuff	PEG_TXN5
PEG_TX#10	E29	PEG C TXN4	C412	Do Not Stuff	PEG_TXN4
PEG_TX#11	E27	PEG C TXN3	C413	Do Not Stuff	PEG_TXN3
PEG_TX#12	D28	PEG C TXN2	C414	Do Not Stuff	PEG_TXN2
PEG_TX#13	E26	PEG C TXN1	C415	Do Not Stuff	PEG_TXN1
PEG_TX#14	E25	PEG C TXN0	C416	Do Not Stuff	PEG_TXN0
PEG_TX#15					
PEG_TX0	M28	PEG C TXP15	C417	Do Not Stuff	PEG_TXP15
PEG_TX1	M33	PEG C TXP14	C418	Do Not Stuff	PEG_TXP14
PEG_TX2	M30	PEG C TXP13	C419	Do Not Stuff	PEG_TXP13
PEG_TX3	L31	PEG C TXP12	C420	Do Not Stuff	PEG_TXP12
PEG_TX4	L28	PEG C TXP11	C421	Do Not Stuff	PEG_TXP11
PEG_TX5	K30	PEG C TXP10	C422	Do Not Stuff	PEG_TXP10
PEG_TX6	K27	PEG C TXP9	C423	Do Not Stuff	PEG_TXP9
PEG_TX7	J29	PEG C TXP8	C424	Do Not Stuff	PEG_TXP8
PEG_TX8	J27	PEG C TXP7	C425	Do Not Stuff	PEG_TXP7
PEG_TX9	H28	PEG C TXP6	C426	Do Not Stuff	PEG_TXP6
PEG_TX10	G28	PEG C TXP5	C427	Do Not Stuff	PEG_TXP5
PEG_TX11	E28	PEG C TXP4	C428	Do Not Stuff	PEG_TXP4
PEG_TX12	E28	PEG C TXP3	C429	Do Not Stuff	PEG_TXP3
PEG_TX13	D27	PEG C TXP2	C430	Do Not Stuff	PEG_TXP2
PEG_TX14	E26	PEG C TXP1	C431	Do Not Stuff	PEG_TXP1
PEG_TX15	D25	PEG C TXP0	C432	Do Not Stuff	PEG_TXP0

NOTE:
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.

SSID = CPU



Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through
1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP
through 1K +/- 5% resistorpower (~15 mW) may be
wasted.

Signal Routing Guideline:
SM_RCOMP keep routing length less than 500 mils.

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (THERMAL/CLOCK/PM)

Size
Custom


Document Number
JE40-HR

Rev
-1

Date: Thursday, December 02, 2010

Sheet 5 of 102

SSID = CPU





SSID = CPU

PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed

DIS_PX_Muxless




B4: VREF_DQ CHA



POWER

PROCESSOR CORE POWER


53A



VCC Output Decoupling Recommendation:
4 x 470 uF at Bottom Socket Edge
8 x 22 uF at Top Socket Cavity
8 x 22 uF at Top Socket Edge
8 x 22 uF at Bottom Socket Cavity


SANDY

VCC_CORE




CORE SUPPLY

SVID




For CRB VIDSOUT need to pull high 130 ohm clossr to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU

SENSE LINES




VCCIO Output Decoupling Recommendation:
2 x 330 uF (3 x 330 uF for 2012 capable designs)
5 x 22 uF & 5 x 0805 no-stuff at Bottom
7 x 22 uF & 2 x 0805 no-stuff at Top

No-stuff sites outside the socket may be removed.
No-stuff sites inside the socket cavity need to remain.




R801,R802 close to CPU



SSID = CPU

VAXG Output Decoupling Recommendation:
 2 x 470 uF at Bottom Socket Edge
 2 x 22 uF at Top Socket Cavity
 4 x 22 uF at Top Socket Edge
 2 x 22 uF at Bottom Socket Cavity
 4 x 22 uF at Bottom Socket Edge

R906,R907 close to CPU



Disabling Guidelines for External Graphics Designs:
Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.
Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed



VCCPLL Output Decoupling Recommendation:
1 x 330 uF
2 x 1 uF
1 x 10 uF

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (VCC GFXCORE)			
Size A3	Document Number		Rev
	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet 9 of	102

SSID = CPU



HR UMA



JE40 delete XDP function

HR UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
XDP			
Size	Document Number		Rev
A3	JE40-HR		-1
Date:	Thursday, December 02, 2010		Sheet 11 of 102

(Blanking)

HR UMA


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010		Sheet 12 of 102

(Blanking)

HR UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010		Sheet 13 of 102

SSID = MEMORY




Thermal EVENT



Note:
If SA0 DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0 DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32



SODIMM A DECOUPLING



Layout Note:
Place these Caps near
SO-DIMMA.

PART NUMBER	Height	TYPE

DM1
DDR3-204P-122-GP
62.10017.251
2nd = 62.10017.V51
3rd = 62.10017.M51
4th = 62.10017.X41



HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM1**

Size: Custom Document Number: **JE40-HR** Rev: **-1**


Date: Thursday, December 02, 2010 Sheet 14 of 102

SSID = MEMORY



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34



SO-DIMMB is placed farther from the Processor than SO-DIMMA



Layout Note:
Place these Caps near SO-DIMMB.

DM2
DDR3-204P-126-GP
62.10024.D41


2nd = 62.10017.R91
3rd = 62.10017.V61
4th = 62.10017.X51



(Blanking)

HR UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DDR3-SODIMM2		
Size A4	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010		Sheet 16 of 102




L_DDC_DATA(PAGE17):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display

Place near PCH
UMA_Muxless


Impedance: 90 ohm

JE40 delete LVDS B channel

Close to PCH side



95 CRT_BLUE
95 CRT_GREEN
95 CRT_RED
95 CRT_DDC_CLK
95 CRT_DDC_DATA
95 CRT_HSYNC
95 CRT_VSYNC



94 L_BKLT_EN
94 LVDS_VDD_EN
94 L_BKLT_CTRL
94 LVDS_DDC_CLK_R
94 LVDS_DDC_DATA_R
L_CTRL_CLK
L_CTRL_DATA
LVDS_IBG
LVDS_VREFH
LVDS_VREFL
94 LVDSA_CLK#
94 LVDSA_DATA0#
94 LVDSA_DATA1#
94 LVDSA_DATA2#
94 LVDSA_DATA0
94 LVDSA_DATA1
94 LVDSA_DATA2
94 LVDSA_DATA3

JE40 modify
RN1704 SRN0J-6-GP
LVDSA_CLK#
LVDSA_DATA#0
LVDSA_DATA#1
LVDSA_DATA#2
LVDSA_DATA#3
LVDSA_DATA0
LVDSA_DATA1
LVDSA_DATA2
LVDSA_DATA3

LVDSB_CLK#
LVDSB_CLK
LVDSB_DATA#0
LVDSB_DATA#1
LVDSB_DATA#2
LVDSB_DATA#3
LVDSB_DATA0
LVDSB_DATA1
LVDSB_DATA2
LVDSB_DATA3

CRT_BLUE
CRT_GREEN
CRT_RED
CRT_DDC_CLK
CRT_DDC_DATA
CRT_HSYNC
CRT_VSYNC

DAC_IREF_R
CRT_IRTN

PCH1D

Cougar Point

Digital Display Interface

LVDS

CRT

COUGAR-GP-U2-NF


4 OF 18
SDVO_TVCLKINN
SDVO_TVCLKINP
SDVO_STALLN
SDVO_STALLP
SDVO_INTN
SDVO_INTP
SDVO_CTRLCLK
SDVO_CTRLDATA
DDPB_AUXN
DDPB_AUXP
DDPB_HPDP
DDPB_0N
DDPB_0P
DDPB_1N
DDPB_1P
DDPB_2N
DDPB_2P
DDPB_3N
DDPB_3P
DDPC_CTRLCLK
DDPC_CTRLDATA
DDPC_AUXN
DDPC_AUXP
DDPC_HPDP
DDPC_0N
DDPC_0P
DDPC_1N
DDPC_1P
DDPC_2N
DDPC_2P
DDPC_3N
DDPC_3P
DDPD_CTRLCLK
DDPD_CTRLDATA
DDPD_AUXN
DDPD_AUXP
DDPD_HPDP
DDPD_0N
DDPD_0P
DDPD_1N
DDPD_1P
DDPD_2N
DDPD_2P
DDPD_3N
DDPD_3P

AP43
AP45
AM42
AM49
AP38
AP45
P38
M39
AT49
AT47
AT40
AV42
AV45
AV46
AU48
AU47
AV49

AP47
AP49
AT38
AV47
AV49
AY45
AY49
BA41
BA45
BB47
BB49
M43
M36
AT45
AT43
BH41
BB43
BB45
BE44
BE45
BE42
BJ42
BG42

AT45
AT43
BH41
BB43
BB45
BE44
BE45
BE42
BJ42
BG42

GP



DDI Port B Detect:(SDVO_CTRL_DATA)
1: Port B detected
0: Port B not detected

Close to PCH side

Impedance: 90 ohm

Impedance: 100 ohm


Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)

PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPDP	NA	DDPB_HPDP	HDMIIB_HPDP
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIIB_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIIB_CTRLDATA

HR UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SSID = PCH




A16 swap override Strap/top-Block Swap Override jumper


PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-----------	---



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)




JE40 modify 07/16



KBC CLK EMI


OC[3:0]# for Device 29 (Ports 0-7)
OC[7:4]# for Device 26 (Ports 8-13)



DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH

check R1808 R1809 阻值

CRB : 2.2K
CEKLT: 1K




USB Ext. port 1 (HS)
External debug port use on Huron river platform

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER(DY)
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

SB add USB port 5

JE40 co-lay USB2.0



USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH (PCI/USB/NVRAM)			
Size A3	Document Number	Rev	
	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	18 of 102

SSID = PCH

4 DMI_RXN[3:0] <<<>>>=
4 DMI_RXP[3:0] <<<>>>=
4 DMI_TXN[3:0] <<<>>>=
4 DMI_TXP[3:0] <<<>>>=

=<<<>>> FDI_TXN[7:0] 4
= FDI_TXP[7:0] 4

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and
routing length less than 500
mils.
DMI_IRCOMP keep W=4 mils and
routing length less than 500
mils.

Deep S4/S5 Supported

Deep S4/S5 Not Supported

VccDSW3_3


DPWROK

VccSUS3_3

RSMRST#

For platforms not supporting Deep S4/S5

- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30



FDI_INT >>> FDI_INT 4
FDI_FSYNC0 >>> FDI_FSYNC0 4
FDI_FSYNC1 >>> FDI_FSYNC1 4
FDI_LSYNC0 >>> FDI_LSYNC0 4
FDI_LSYNC1 >>> FDI_LSYNC1 4

DSWVRMEN >>> DSWODVREN 4
DPWROK >>> PCH_DPWROK 4
WAKE# >>> PCIE_WAKE# 31,65,66,82
CLKRUN#/GPIO32 >>> PM_CLKRUN# 27
SUS_STAT#/GPIO61 >>> PCH_SUSCLK_KBC 27
SUSCLK#/GPIO62 >>> PCH_SUSCLK_KBC 27
SLP_S5#/GPIO63 >>> PCH_SLP_S5# 27,36,37,47,92
SLP_S4# >>> PM_SLP_S4# 27,46
SLP_S3# >>> PM_SLP_S3# 27,36,37,47,92
SLP_A# >>> G10
SLP_SUS# >>> G16
PMSYNCH >>> H_PM_SYNC 5
SLP_LAN#/GPIO29 >>> K14

JE40 modify 07/16


SB modify

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

S0_PWR_GOOD after PM_SLP_S3# delay 200 ms

27,42 S0_PWR_GOOD >>> 2
R1924 Do Not Stuff
JE40 modify

5,37 PM_DRAM_PWRGD <<< B13
PM_RSMRST# >>> C21
27 SUS_PWR_ACK <<< K16
27,97 PM_PWRBTN# >>> E20
27 AC_PRESENT >>> H20




PCIE_WAKE#
CRB : 1K
CEKLT: 10K

PWRBTN#
This signal has an internal pull-up resistor



PM_RSMRST#
CRB : PL 10K
ANNIE : PL 100K




HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title PCH (DM I/FDI/PM)
Size A3 Document Number JE40-HR
Date: Thursday, December 02, 2010 Sheet 19 of 102
Rev -1


SSID = PCH




- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.

SSID = PCH





Note:
For PCH debug with XDP, need to NO STUFF R2218




GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.




	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY



SB VRAM Frequency
Pull high: 800MHZ
Pull low :900MHZ





VRAM Size







PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)

Pass Word Clear

JE40 delete G Sensor



SB add Zero ODD function



SB 公板 check different , check need modify or not
check intel , R2204

TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They should
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

HR UMA



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**

Size: A3
Document Number: **JE40-HR**
Date: Thursday, December 02, 2010

Rev: **-1**
Sheet: 22 of 102


SSID = PCH



5	4	3	2	1
D				D
C				C
B				B
A				A


HR UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Clock(colay)		
Size A4	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010		Sheet 26 of 102



SSID = Thermal

Thermal sensor P2800



ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 $\pm 1\%$ Series)



RADJ1 (K Ω)	RADJ2 (K Ω)	VADJ (V)	OTZ Threshold Temperature ($^{\circ}$ C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9

VGA Thermal sensor P2800

SMBUS modify to Page 84


Fan controller P2793

Layout 15 mil




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Thermal P2800/Fan Controller P2793			
Size	Document Number	Rev	
Custom	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet 28	of 102



CLOSE TO PIN1 and 9



2 GF **SB modify**

AUDIO OP AMPLIFIER


JE40 delete AMP function

HR UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Audio AMP		
Size A4	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010		Sheet 30 of 102

SB modify L3101,2,4,5,6 to 0 ohm

SB modify R3102 DY, R3104 to pull low



SB for B version can no use LDO
delete LDO

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
BCM57780			
Size Custom	Document Number		Rev
	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet	31 of 102

(Blanking)


HR UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010		Sheet 33 of 102

(Blanking)

HR UMA


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number JE40-HR		Rev -1
Date: Thursday, December 02, 2010		Sheet 34 of	102






HR UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
USB 3.0 Controller		
Size	Document Number	Rev
A3	JE40-HR	-1
Date:	Thursday, December 02, 2010	Sheet 35 of 102


Power Sequence



ANNIE Run Power




-1 co-layout SLG55221




-1 modify R3621,D3602 to DY


SB modify part number



Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK




5 S3 Power Reduction X01 20091111 JE40 HR modify 驗證R3710上件


SB to -1 reserve R3723



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



For U3701 not OD AND gate
R3719 to 64.15015.6DL
R3720 to 64.75005.6DL
R3702 to DY

SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic


HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			ADAPTER	
Size	Document Number	Rev		-1
A3	JE40-HR			
Date:	Thursday, December 02, 2010	Sheet	37	of 102

ANNIE solution

Adaptor in to generate DCBATOUT




JE40 change DCIN1 part number



HR UMA

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DCIN JACK			
Size	Document Number		Rev
Custom	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet	38 of 102

BATTERY CONNECTOR



EC Protect

HR UMA


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
BATT CONN			
Size A4	Document Number JE40-HR		Rev -1
Date: Thursday, December 02, 2010	Sheet 39	of	102


AD+_TO_SYS

PR4004


1

D01R3721F-GP-U












Vcc_core
Iomax=53A
OCP>97.5A




20100804
79.47719.2BL
Pana 470u, 2V
ESR=6mΩ, ripple=3.5A









TPS51218D for 1D05V



DY



2nd source 還未導入 74.08237.073



Freq=360KHz

20100728
Id=12.9A
Qg=9.8~15nC
Rdson=10.3~12.4mohm

PU4502
84.15N03.037
2nd = 84.08065.037

20100728
Iomax=14A
OCP>21A


Mag. 0.56uH 10*10*4
DCR=1.6~1.8mohm
Idc=25A, Isat=40A

20100906


PL4501
IND-D56UH-27-GP
68.R5610.10P
2nd = 68.R5610.20H

PTC4502
Do Not Stuff
2nd = 77.C3371.051
PTC4503
SE330U2VDM-L-GP
79.33719.L01
2nd = 77.C3371.051

20100728
Id=19.4A
Qg=16.8~25.5nC
Rdson=4.9~6.1mohm







20100728
Vout=0.704*(1+R1/R2)







HR UMA

SSID = PWR.Plane.Regulator_1p5v0p75v




Close to output cap pin1, not inside of the output cap 2nd source 還未導入 74.51116.073

+0.75VS
I_{omax}: 1.2A




Mag. 1.0uH 10*10*4 Iomax=12A
DCR=2.9~3.3mohm OCP>20A
Idc=18A, Isat=36A


$$V_{out} = 0.75 * (1 + R1/R2)$$


SB R4608 chekc 修改31K6R
Vout 需再1.55V 以上

SSID = PWR.Plane.Regulator_1p8v

RT9025 for 1D8V_S0




HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LDO 1D8V(RT9025)		
Size	Document Number	Rev
A4	JE40-HR	-1
Date:	Thursday, December 02, 2010	Sheet 47 of 102


APL5916 for VCCSA



VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V



SSID = VIDEO

LVDS CONNECTOR




SSID = VIDEO


LCD POWER for ANNIE




INVERTER POWER



Camera Power



For EMI request
Close to LVDS connector



LED BACKLIGHT CONVERTER POWER

HR UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
eDP			
Size	Document Number		Rev
A3	JE40-HR		-1
Date:	Thursday, December 02, 2010		Sheet 52 of 102

(Blanking)

HR UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
S-VIDEO		
Size	Document Number	Rev
A4	JE40-HR	-1
Date:	Thursday, December 02, 2010	Sheet 53 of 102

(Blanking)


HR UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-HR	-1
Date: Thursday, December 02, 2010		Sheet 54 of 102

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




HR UMA



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ITP			
Size A4	Document Number JE40-HR		Rev -1
Date: Thursday, December 02, 2010		Sheet 55	of 102

SSID = SATA

SATA HDD Connector



ODD Connector




0707 Modify:
Change Q5601 to DUAL 2N7002 for isolate MD/DA signal between PCH and ODD.

SB

SATA Zero Power ODD

SB modify part number



HR UMA

緯創資通 Wistron Corporation		
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
HDD/ODD		
Size	Document Number	Rev
A3	JE40-HR	-1
Date:	Thursday, December 02, 2010	Sheet 56 of 102

ESATA Power

USB CHARGER

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
JE40-HR

Date: Thursday, December 02, 2010

E-SATA/USB CHARGER

Rev
-1

Sheet 57 of 102

SSID = AUDIO

Speaker Connector

LINE1 OUT
SPDIF

JE40 Modify LINE OUT

Audio at small board

MIC IN

Internal
Microphone




JE40 delete Line in function

SSID = LOM



GIGA Lan Transformer

XF5901
XFORM-12P-36-GP
68.HD081.30B
Change:68.68160.30B
2nd = 68.HD081.30B


LAN MDI Off-Page



SB modify Pin9 Pin10 SWAP



SB modify For EMI



HR UMA

SSID = Flash.ROM



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	Author	Year	Journal	Volume	Page
1. The Effect of Temperature on the Rate of Reaction of Hydrogen Peroxide with Potassium Iodide	John Doe	2015	Journal of Chemical Education	92	1234
2. Kinetics of the Reaction Between Sulfur Dioxide and Hydrogen Sulfide	Jane Smith	2016	Journal of Physical Chemistry	120	5678
3. The Role of Catalysts in the Decomposition of Hydrogen Peroxide	Michael Brown	2017	Journal of Catalysis	350	9012
4. The Effect of pH on the Rate of Reaction of Hydrogen Peroxide with Potassium Iodide	Sarah White	2018	Journal of Chemical Education	95	3456
5. Kinetics of the Reaction Between Sulfur Dioxide and Hydrogen Sulfide	David Green	2019	Journal of Physical Chemistry	123	7890

Flash/RTC

Size	Document Number	Rev
Custom	JE40-HR	-1
Date:	Thursday, December 02, 2010	Sheet 60 of 102

SSID = USB

IO Board USB Power



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Power SW

Size
A4

Document Number


JE40-HR

Rev

-1

Date: Thursday, December 02, 2010

Sheet 61 of 102



D

D

C

C

B

B

A


A

HR UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB 3.0 Port			
Size A3	Document Number JE40-HR		Rev -1
Date: Thursday, December 02, 2010	Sheet 62	of 102	

**SSID = User.Interface
Bluetooth Module conn.**

ANNIE Bluetooth Module



HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size
A4

Document Number

JE40-HRRev
1

-1

Date: Thursday, December 02, 2010

Sheet 63 of 102

Finger printer

JE40 delete FP function





HR UMA


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RESERVED			
Size A4	Document Number JE40-HR		Rev -1
Date: Thursday, December 02, 2010		Sheet 64	of 102

SSID = Wireless


Mini Card Connector(802.11a/b/g/n)




-2



SB modify for SIV



RF suggestion



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title		
MINICARD(WLAN)/ITP CONN		
Size	Document Number	Rev
A4	JE40-HR	-1
Date	Thursday, December 02, 2010	Sheet 65 of 102

SSID = Wireless



Mini Card Connector(WWAN)

20100712 V1.5

Place near MINI Card CONN



RF suggestion



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN Connector

Size

Document Number

JE40-HR

Rev

-1

Date: Thursday, December 02, 2010


Sheet 66 of 102

(Blanking)




HR UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010		Sheet 67 of 102


Power button LED




Power STDBY_LED





Battery LED2(DC_BATFULL)




Battery LED1(CHARGE)




SATA HDD LED



WLAN_LED




3G LED




SSID = KBC


Internal KeyBoard Connector



TOUCH PAD



FFC 異面




HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Key Board/Touch Pad

Size A4 Document Number
JE40-HR Rev
-1

Date: Thursday, December 02, 2010 Sheet 69 of 102



HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4


Document Number

JE40-HR

Rev
-1

Date: Thursday, December 02, 2010

Sheet 70 of 102



HR UMA

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <i>Dubug connector</i>		
Size A4	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 71 of 102	

(Blanking)

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
JE40-HR

Date: Thursday, December 02, 2010

Reserved

Rev
-1

Sheet 72 of 102

(Blanking)

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
JE40-HR

Date: Thursday, December 02, 2010




Reserved

Rev
-1

Sheet 73 of 102

SSID = SDIO

SD/XD/MS Card Reader



HR UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CARD Reader CONN		
Size	Document Number	Rev
A4	JE40-HR	-1
Date:	Thursday, December 02, 2010	Sheet 74 of 102

SSID = ExpressCard

+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA

HR UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
New Card			
Size A3	Document Number JE40-HR		Rev -1
Date: Thursday, December 02, 2010	Sheet	75 of	102

(Blanking)

HR UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010		Sheet 76 of 102

(Blanking)

HR UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010		Sheet 77 of 102

(Blanking)

HR UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010		Sheet 78 of 102

SSID = User.Interface

Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

JE40 delete G Sensor Function

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Free Fall Sensor

Size
A4

Document Number

JE40-HR

Rev

-1

Date: Thursday, December 02, 2010

Sheet 79 of 102

(Blanking)

HR UMA


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010		Sheet 80 of 102

(Blanking)

HR UMA


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number JE40-HR		Rev -1
Date: Thursday, December 02, 2010		Sheet 81 of	102

PWRCN1 FFC 異面



PWRCN1
ACES-CON10-20-GP
20.K0422.010
2nd = 20.K0382.010


USBCN1 FFC 同面



USBCN1
ACES-CON26-11-GP
20.K0315.026
2nd = 20.K0370.026


0806 change 10Pin

USBCN2
ACES-CON10-18-GP
20.K0315.010
2nd = 20.K0392.010



USBCN2 FFC 同面


-1 add RF connector
BAE40 Only




Cabele Wire to BD

HR UMA


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
IO Board Connector			
Size A4	Document Number JE40-HR		Rev -1
Date: Thursday, December 02, 2010		Sheet 82 of 102	




[illegible]

SB modify connector to IFPC_IOVDD_PWR



SA R8412, R8413 change DY
SB R8412, R8413 change delete



DC tolerance $\pm 75\text{mV}$
AC tolerance $\pm 50\text{mV} < 100\text{MHz}$






EDP 50A (TDP 37W)



HR UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
GPU DPPWR/GND(5/5)			
Size	Document Number	Rev	
A3	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	87 of 102





FOR VRAM1


VRAM SAMSUNG 1Gb VR.1GB0B.006


VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005

VRAM HYNIX 2Gb VR.2GB0G.001


DG requires 4x0.1uF and 8x1.0uF per VRAM chip








+3VS to 3.3V_DELAY Transfer




1D5V_VGA_S0

SB modify to 84.03006.A37

1.05V to 1.05V_VGA_S0 Transfer




RT9025 for 1D8V_VGA +3VS to 1.8V Transfer







1D8V_S0_NV = IFPA_IOVDD & IFPB_IOVDD, it should be the latest ramp up rail.

-1 co-layout SLG55221






HR UMA		緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		DISCRETE VGA POWER	
Size	Document Number	Rev	
Custom	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	93 of 102

LVDS Channel A



Panel BL brightness/Power En/BL En



HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size

Document Number

JE40-HR


Rev

-1


Date: Thursday, December 02, 2010

Sheet 94 of 102

Close to CRT Board CONN




CRT DDCDATA & DDCCLK




Pull high 在CRT

SB to -1 modify 4 port Logic



CRT Hsync & Vsync level shift


L=>B0 -DIS
H=>B1 -UMA



SB to -1 modify R9503,R9504 to 10 ohm










SSID = SDIO




SB to -1 BOM add SPR2



-2 delete SPR5






CPU




VGA



3G Sku




Check test point



Test Point放在Dimm Door打開可量測處


Power Sequence



Intel-Power Up Sequence


(AC mode)


red word: KBC GPIO



(DC mode)

red word: KBC GPIO





Power Shape

Regulator

LDO

Switch

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size

A3

Document Number

JE40-HR


Rev

-1


Date: Thursday, December 02, 2010

Sheet 100 of 102

KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

