


SX7 SYSTEM DIAGRAM



01


PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT




PROJECT : SX7
Quanta Computer Inc.

Size Custom Document Number Block Diagram Rev 3A
Date: Monday, March 15, 2010 Sheet 1 of 43



CLOCKS name	Discrete	Clock pin function
NBGF_X_CLKP NBGF_X_CLKN	NA	to NB for VGA reference clock
EXT_GFX_CLKP EXT_GFX_CLKN	RP21 STUFF	to Park-S3 external reference clock -Discrete only
SBLINK_CLKP SBLINK_CLKN	RP26 STUFF	to NB for AC-LINK reference clock
CLK_VGA_27M_SS CLK_VGA_27M_NSS	R441, R442 STUFF	To Park-S3 27Mhz - Discrete only


Need check the net name for the short pad



IDT ICS9LPRS480AKLFT--ALPRS480000
SLG SLG8SP628VTR--AL8SP628000
RTL RTM880N-796-- AL000880001

* default

SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1	100 MHz non-spreading differential SRC clock
	0*	100 MHz spreading differential SRC clock
SEL_27	1*	27MHz non-spreading singled clock
	0	100 MHz spreading differential SRC clock



Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.



PROJECT : SX7
Quanta Computer Inc.

modify PV

+1.5VVSUS option
R18 R14 for Caspian CPU
power leakage issue

Serial VID

add +1.5VSUS option
R18 R14 for Caspian CPU
power leakage issue

modify PV

+1.5VVSUS option
R18 R14 for Caspian CPU
power leakage issue

Serial VID

add +1.5VSUS option
R18 R14 for Caspian CPU
power leakage issue

modify PV

+1.5VVSUS option
R18 R14 for Caspian CPU
power leakage issue

Serial VID

add +1.5VSUS option
R18 R14 for Caspian CPU
power leakage issue

modify PV

+1.5VVSUS option
R18 R14 for Caspian CPU
power leakage issue

Serial VID

add +1.5VSUS option
R18 R14 for Caspian CPU
power leakage issue

modify PV

+1.5VVSUS option
R18 R14 for Caspian CPU
power leakage issue

Serial VID

add +1.5VSUS option
R18 R14 for Caspian CPU
power leakage issue

modify PV

+1.5VVSUS option
R18 R14 for Caspian CPU
power leakage issue

Serial VID

add +1.5VSUS option
R18 R14 for Caspian CPU
power leakage issue

modify PV

+1.5VVSUS option
R18 R14 for Caspian CPU
power leakage issue

Serial VID

add +1.5VSUS option
R18 R14 for Caspian CPU
power leakage issue

modify PV

+1.5VVSUS option
R18 R14 for Caspian CPU
power leakage issue

Serial VID

add +1.5VSUS option
R18 R14 for Caspian CPU
power leakage issue

modify PV

+1.5VVSUS option
R18 R14 for Caspian CPU
power leakage issue

Serial VID

HDT Connector

modify PV

CPUTEST20	R63	*1K/F 4
CPUTEST22	R66	*1K/F 4
CPUTEST12	R302	*1K/F 4
CPUTEST15	R270	*300/F 4
CPUTEST14	R9	*300/F 4
CPUTEST19	R278	*1K/F 4
CPUTEST18	R277	*1K/F 4

modify PV




NBS/RD2

PROJECT : SX7


Quanta Computer Inc.

Size	Document Number	Rev
Custom	S1G2 HT,CTL I/F 1/3	3A
Date:	Monday, March 15, 2010	Sheet 3 of 43








DECOUPLING BETWEEN PROCESSOR AND DIMMs PLACE CLOSE TO PROCESSOR AS POSSIBLE




PROCESSOR POWER AND GROUND



For fix HyperTransport nets
across plane splits




PROJECT : SX7
Quanta Computer Inc.






signals	RS880M
HT_TXCALP	R430 301 ohm 1%
HT_TXCALN	
HT_RXCALP	R434 301 ohm 1%
HT_RXCALN	

This block is for UMA only , Discrete can remove all component



PROJECT : SX7
Quanta Computer Inc.

Size Custom	Document Number RS880M-HT LINK I/F 1/5	Rev 3A
Date: Monday, March 15, 2010	Sheet 8	of 43




PROJECT : SX7
Quanta Computer Inc.

Size
Custom


Document Number
RS880M-PCIE I/F 2/5

Rev
3A

Date: Monday, March 15, 2010 Sheet 9 of 43



PIN NAME	RX881	RS880	PIN NAME	RX881	RS880
VDDHT	+1.1V	+1.1V	IOPLLVD	+1.1V	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	GND	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDDI	GND	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	GND	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD	GND	+1.1V
VDD18_MEM	GND	+1.8V	PLLVD18	GND	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	GND	+1.8V/1.5V	VDDLT18	GND	+1.8V
VDDG33	+3.3V	+3.3V	VDDL18	GND	+1.8V
IOPLLVD18	+1.8V	+1.8V	VDDL733	NC	NC



PROJECT : SX7
Quanta Computer Inc.

Size	Custom
------	--------

Document Number
RS880M-POWER5/5

	Rev 3A
--	-----------

Date: Monday, March 15, 2010	Sheet 11 of 43
------------------------------	----------------

NC only ,Can't be install




+3V SCL0/SDATA0 is 3V tolerance
AMD datasheet define it


Clock gen/CPU thermal
/DDR3/DDR3
thermal/Accelerometer



+3V5S SCL1/SDATA1 is 3V/S5 tolerance
AMD datasheet define it




+3V5S SCL2/SDATA2 is 3V/S5 tolerance
AMD datasheet define it





+3V modify PV



modify MV




To Azalia




Remove short pad

To Modem Board




Remove short pad




Remove short pad


modify DB2



modify DB2




modify DB2




modify MV



modify DB2




modify PV



modify DB2



modify PV



modify DB2



modify PV



modify DB2



modify PV



modify DB2



modify PV



modify DB2




modify PV



modify DB2



modify PV



modify DB2



modify PV



SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad

SB JTAG



Remove short pad

Remove short pad

Remove short pad





SB JTAG



Remove short pad

Remove short pad

SATA PORT 0,1,2,3
can support AHCI
mode



SB800

Part 2 of 5

SERIAL ATA

HW MONITOR

SPI ROM

FLASH

FANOUT0/GPIO52
FANOUT1/GPIO53
FANOUT2/GPIO54

FANIN0/GPIO56
FANIN1/GPIO57
FANIN2/GPIO58

TEMPIN0/GPIO171
TEMPIN1/GPIO172
TEMPIN2/GPIO173
TEMPIN3/GPIO174
TEMP_COMM

VIN0/GPIO175
VIN1/GPIO176
VIN2/GPIO177
VIN3/GPIO178
VIN4/GPIO179
VIN5/GPIO180
VIN6/GPIO181
VIN7/GPIO182

NC1
NC2

G27
Y2

FC_CLK
FC_FBCLKOUT
FC_FBCLKIN

FC_OE#/GPIO145
FC_AVD#/GPIO146
FC_WE#/GPIO148
FC_CE1#/GPIO149
FC_CE2#/GPIO150
FC_INT1/GPIO144
FC_INT2/GPIO147

FC_ADQ0/GPIO128
FC_ADQ1/GPIO129
FC_ADQ2/GPIO130
FC_ADQ3/GPIO131
FC_ADQ4/GPIO132
FC_ADQ5/GPIO133
FC_ADQ6/GPIO134
FC_ADQ7/GPIO135
FC_ADQ8/GPIO136
FC_ADQ9/GPIO137
FC_ADQ10/GPIO138
FC_ADQ11/GPIO139
FC_ADQ12/GPIO140
FC_ADQ13/GPIO141
FC_ADQ14/GPIO142
FC_ADQ15/GPIO143

AJ27
AJ26
AJ25
AH25
AH24
AG23
AH23
AJ22
AJ21
AJ20
AJ19
AJ18
AJ17
AJ16
AJ15
AJ14
AJ13
AJ12
AJ11
AJ10
AJ9
AJ8
AJ7
AJ6
AJ5
AJ4
AJ3
AJ2
AJ1
AJ0

W5
W6
W7
W8
W9
W10
W11
W12
W13
W14
W15
W16
W17
W18
W19
W20
W21
W22
W23
W24
W25
W26
W27
W28
W29
W30
W31
W32
W33
W34
W35
W36
W37
W38
W39
W40
W41
W42
W43
W44
W45
W46
W47
W48
W49
W50
W51
W52
W53
W54
W55
W56
W57
W58
W59
W60
W61
W62
W63
W64
W65
W66
W67
W68
W69
W70
W71
W72
W73
W74
W75
W76
W77
W78
W79
W80
W81
W82
W83
W84
W85
W86
W87
W88
W89
W90
W91
W92
W93
W94
W95
W96
W97
W98
W99
W100

WLAN_OFF#
BT_OFF
WWAN_OFF#
WWAN_DET#
CRD_REQ1#
MB_THRMDA_SB
TEMP_COMM
ACCELED_EN
SIDE_PORT_ID0
SIDE_PORT_ID1
BOARD_ID0
BOARD_ID1
BOARD_ID2
BOARD_ID3


31

ID3	ID2	ID1	ID0	
0	0	0	0	SX7 UMA
0	0	0	1	SX7 UMA
0	0	1	0	SX7 Dis
0	0	1	1	SX7 Dis
0	1	0	0	SX7 UMA DF
0	1	0	1	SX7 UMA DF
0	1	1	0	SX7 Dis DF
0	1	1	1	SX7 Dis DF



PROJECT : SX7
Quanta Computer Inc.


Size Custom Document Number SB820-ACPI/GPIO/USB 2/4 Rev 3A
Date: Monday, March 15, 2010 Sheet 14 of 43



REQUIRED STRAPS




OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.



DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



NB_PWRGD_IN:
RS880/RX881 = 1.8V;
Do NOT share it with SB_PWRGD when use Internal Clk Gen (Need SB PLL initialize firstly)


NB/SB POWER GOOD CIRCUIT

AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5





PROJECT : SX7
Quanta Computer Inc.

Size Custom Document Number SB820-STRAPS Rev 3A
Date: Monday, March 15, 2010 Sheet 16 of 43



















NEM_ID[2:0]	Vendor	Type	Vendor P/N
000	Samsung E-die	64M*16-800MHZ	4W1G1646E-HC12
100	Hynix Orion-die	64M*16-800MHZ	8TQ1G63BFR-12C
010	Samsung E-die	128M*16-800MHZ	
110	Hynix Orion-die	128M*16-800MHZ	




	PWRCNTL1	PWRCNTL0	V-CORE
	1	1	0.9V
	1	0	0.95V
	0	1	1.05V
	0	0	1.1V

	BBEN	BBP
L	0	V-CORE
H	1	+1.8V

No need
"CLK_27M_SS"
connect to GPIO_1
since M9x chip
support memory SS
function in VBIOS






Strap Name	Pin Straps description		Default Value
TX_PWRS_ENB	GPIO0	PCI Express Full TX Output Swing 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.	1
RSVD	GPIO8	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
BIF_VGA_DIS	GPIO9		0
RSVD	GPIO21		0
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	1
AUD [0]	VSYN	AUD[1] AUD[0] 00 No Audio function 01 Audio for DisplayPort and HDMI if dongle is detected 10 Audio for DisplayPort only 11 Audio for both DisplayPort and HDMI	1
AUD (1)	HSYN		1
VIP_DEVICE_STRAP_ENA	V2SYN	If VIP_DEVICE_STRAP_EN is set to ?? then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to ?? then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO.	0
RSVD	GENERICC		0


Memory Aperture size

GPIO9		GPIO13	GPIO12	GPIO11
BIOSROM		ROMIDCFG2	ROMIDCFG1	ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1


It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.

modify PV





MEMORY INTERFACE




	M9x-S2/S3	Park-S3
MEM_CALRN0 (J25)	NC	240R
MEM_CALRP0 (K25)	NC	0R
MEM_CALRP1 (J8)	240R	150R
TESTEN2#2 (K7)	NC	10K
R1	NC	10K
R2	0R	51R
R3	2.2K	NC
C1	2.2nF	68pF

240R:CS12402FB03
150R:CS11502FB21


0R:CS00002JB38
680R:CS16802JB27


2.2nF:CH22206KB16
68pF:CH06806JB01




PROJECT : SX7
Quanta Computer Inc.


Size	Document Number	Rev
Custom	Park_MEM_Interface	3A
Date:	Monday, March 15, 2010	Sheet 21 of 43







CRT PORT








INT. SPEAKER**Headphone Jack**

Note: JACK_SEN# is electrically floating when no jack is inserted and shorted to ground when jack is present.

EXT Mic Jack

Note: MIC_SEN# is electrically floating when no jack is inserted and shorted to ground when jack is present.






PROJECT : SX7
Quanta Computer Inc.

Size Custom	Document Number HP/MIC/SPK	Rev 3A
Date: Monday, March 15, 2010	Sheet 26 of 43	


NB5/RD2




modify DB2






modify PV



modify MV




if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs (excluding PCIE_WAKE# pin)



R461 and R463 are used in RTL8151DH, remove R463 if switching regulator is enable, Remove R461 external power is used.


Transformer for 10/100/1000




modify SI

Lan Con.


modify DB2




LEFT SIDE USBX1 and E-SATA/USB COMBO




RIGHT SIDE USBX2



Modem CONN




NEWCARD (PCIEXPRESS*1 + USB*1)




Note:

SD/MMC 4.2	MS	XD
SP0		XD CD#
SP1	SD WP	
SP2	SD CD#	
SP3	SD DAT1	XD D4
SP4		XD D5
SP5	MS BS	XD D3
SP6	MS D1	XD D2
SP7	MS D0	XD D6
SP8	MS D2	XD D7
SP9	MS D3	XD D8
SP10	MS D4	XD D9
SP11	MS D5	XD D10
SP12	MS D6	XD D11
SP13	MS D7	XD D12
SP14	MS D8	XD D13
SP15	MS D9	XD D14
SP16	MS D10	XD D15
SP17	MS D11	XD D16
SP18	MS D12	XD D17
SP19	MS D13	XD D18



XD, MMC 4.2 / SD, MS / MSP 7 IN1 CARD READER




PLASTREN CM7S-02 CARD READER SOCKET




PROJECT : SX7
Quanta Computer Inc.

Size Custom Document Number **RTS5159 & CR SOCKET** Rev 3A
Date: Monday, March 15, 2010 Sheet 30 of 43


SATA HDD CONNECTOR




SATA CD-ROM



Accelerometer Sensor




POWER BOTTON CONNECT




1. +3VPCU(LIDSWITCH PWR)
2. +PWLEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND


CPU FAN & THERMAL




LED




BLUETOOTH




USB fingerprint CON



TOUCH PAD CONNECTOR



KEYBOARD CONNECTOR.







PROJECT : SX7
Quanta Computer Inc.



Size Custom	Document Number BT/WC/FT/ESATA/USB/LED	Rev 3A
Date: Monday, March 15, 2010		Sheet 32 of 43

33











+1.5V +/- 5%
Continue current:6A
Peak current:12A
OCP minimum 15A




	PC16	PC23
For 3G sku	Stuff	NC
non 3G sku	NC	Stuff




VGA Core & VCC1.1


	PWRCNTL1	PWRCNTL0	V-CORE
	1	1	0.9V
	1	0	0.95V
	0	1	1.05V
	0	0	1.1V



+0.9V +/- 5%
Continue current:1.5A
Peak current:2A



+2.5 Volt +/- 5%
Countinue current: 200mA
Peak current: 600mA



ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X

VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8

