



GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDR3)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

Thermal Follow Chart







Thermaltrip protect




VTT PWR_Good



Processor pull-up





JTAG MAPPING



Scan Chain (Default)	STUFF -> R469, R491, R507 NO STUFF -> R489, R490
CPU Only	STUFF -> R490, R491 NO STUFF -> R469, R489, R507
GMCH Only	STUFF -> R489, R507 NO STUFF -> R491, R490, R469

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)






AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)




 Quanta Computer Inc. PROJECT : ZR7B			
Size	Document Number AUBURND 4/4		Rev 1A
Date:	Friday, March 05, 2010	Sheet	7 of 50

IBEX PEAK-M (LVDS, DDI)




System PWR_OK




Size	Document Number IBEX PEAK-M 1/6	Rev 1A
Date:	Friday, March 05, 2010	Sheet 8 of 50



RTC Circuitry



HDA Bus




PCH SPI



PCH Strap Pin Configuration Table-1


INTVRMEN	Integrated 1.05V VRM Enable / Disable	1 = Integrated VRM is enabled 0 = Integrated VRM is disabled	+VCCRTC ○ R593 ~330K 6 PCH_INVRMEN
SPI_MOSI	TPM Functionality Disable	1 = Enabled 0 = Disabled	+3V ○ R529 ~1K 4 SPI_SI_R
SPKR	Reboot option at power-up	0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled	+3V ○ R522 ~1K/4 4 SPKR
HDA_DOCK# #GPIO33	Flash Descriptor Security Override	0 = Flash Descriptor Security will be overridden 1 = Security measure defined in the Flash Descriptor will be enabled.	PCH_GPIO33 R286 ~1K/4 4 R293 ~10K 4 +3V
GNT0#, GNT1#	Boot BIOS Strap	(0.0) = LPC (0.1) = Reserved NAND (1.0) = PCI (1.1) = SPI	PC_GPIO0# <10> R285 ~1K 4 R287 ~1K 4 R289 ~1K 4 PC_GNT0# PC_GNT1#
GNT2#/ GPIO53	ESI Strap (Server Only)	ESI compatible mode is for server platforms only	<10,2> PWM_SELECT# R289 ~1K/4 4
GNT3#/ GPIO55	Top-Block Swap Override	0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up)	<10> PCI_GNT3# R528 ~10K/4 4
NV_ALE	Intel® Anti-Theft Technology HDD Data Protection (Intel AT-d) Enable	1 = Enabled 0 = Disabled (Default)	<10> NV_ALE R225 ~1K/4 4 +1.8V
NV_CLE	DMI Termination Voltage	DMI termination voltage. Weak internal pull-up. Do not pull low.	<10> NV_CLE R224 ~1K/4 4 +1.8V
GPIO8	Reserved	This signal has a weak internal pull up. NOTE: This signal should not be pulled low!!	SV_GPIO8 R302 ~10K 4 +3V_SS R295 ~1K 4
GPIO15	Reserved	0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality	<1> CR_WAKE# R266 ~1K 4 +3V_SS
GPIO27	On-Die PLL Voltage Regulator <internal weak pull-up>	0 = Disables the VccVrm. 1 = Enables the internal VccVrm to have a clean supply for analog rails.	<1> PCH_GPIO27 R247 ~10K 4

IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)




SATA5GP / GPIO49 / TEMP_ALERT# is used to alert for EC when CPU or Graph/Memory controllers' temperature go out of limit. So connecting GPIO49 to EC and avoid this pin to be used for other purpose


GPU_RST#



GPIO Pull-up/Pull-down



SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------




BOARD_ID0	High = JV41/JM41 Low = JM51
RSV_GPIO8	High = Disable Low = Enable



Quanta Computer Inc.
PROJECT : ZR7B

Size	Document Number	Rev
	IBEX PEAK-M 4/6	1A
Date:	Friday, March 05, 2010	Sheet 11 of 50

IBEX PEAK-M (POWER)




```
| VRM enable by strap pin GPIO27
| which supply clean 1.05V for
| [VCCACLK,VCCAPLLEXP,VCCFDIPLL,VCCSATAPLL]
```


VCCVRM=196mA (15mils)

HDA_SYNC (PCH strap pin)

```
Internal weak pull-down
VCCVRM=>+1.8V (default)
external pull-up
VCCVRM=>+1.5V
```





POWER






Quanta Computer Inc.
PROJECT : ZR7B

Size	Document Number IBEX PEAK-M 5/6	Rev 1A
Date:	Friday, March 05, 2010	Sheet 12 of 50

IBEX PEAK-M (GND)







 **Quanta Computer Inc.**
PROJECT : ZR7B

Size	Document Number	Rev 1A
Madison/Broadway-PCIE I/F		
Date:	Friday, March 05, 2010	Sheet 16 of 50

GPU Power-on sequence

- 1 => +3V_D
- 2 => +VGPU_CORE
- 3 => +VGPU_IO
- 4 => +1V
- 5 => +1.5V_GPU
- 6 => +1.8V_GPU
- 7 => dGPU_PWROK

1.8V GPIO

NC on Park

NC on Park

+3V_D

R58

R67

SW@10K_F_4

3.3V GPIO

R68

SW@10K_F_4

R74

SW@10K_F_4

R106

SW@10K_F_4

R105

SW@10K_F_4

R106

SW@10K_F_4

R105

SW@10K_F_4

R106

SW@10K_F_4

R105

SW@10K_F_4

R106

SW@10K_F_4

R105

SW@10K_F_4

R106

SW@10K_F_4

R105

SW@10K_F_4

R106

SW@10K_F_4

R105

SW@10K_F_4

R106

SW@10K_F_4

R105

SW@10K_F_4

R106

SW@10K_F_4

R105

SW@10K_F_4

R106

SW@10K_F_4

R105

SW@10K_F_4

R106

SW@10K_F_4

R105

SW@10K_F_4

R106

SW@10K_F_4

T11

T23

T27

T28

T29

T30

T31

T32

T33

T34

T35

T36

T37

T38

T39

T40

T41

T42

T43

T44

T45

T46

T47

T48

T49

T50

T51

T52

T53

T54

T55

T56

T57

T58

T59

T60

T61

T62

T63

T64

T65

T66

T67

T68

T69

T70

T71

T72

T73

T74

T75

T76

T77

T78

T79

T80

T81

T82

T83

T84

T85

T86

T87

T88

T89

T90

T91

T92

T93

T94

T95

T96

T97

T98

T99

T100

T101

T102

T103

T104

T105

T106

T107

T108

T109

T110

T111

T112

T113

T114

T115

T116

T117

T118

T119

T120

T121

T122

T123

T124

T125

T126

T127

T128

T129

T130

T131

T132

T133

T134

T135

T136

T137

T138

T139

T140

T141

T142

T143

T144

T145

T146

T147

T148

T149

T150

T151

T152

T153

T154

T155

T156

T157

T158

T159

T160

T161

T162

T163

T164

T165

T166

T167

T168

T169

T170

T171

T172

T173

T174

T175

T176

T177

T178

T179

T180

T181

T182

T183

T184

T185

T186

T187

T188

T189

T190

T191

T192

T193

T194

T195

T196

T197

T198

T199

T200

T201

T202

T203

T204

T205

T206

T207

T208

T209

T210

T211

T212

T213

T214

T215

T216

T217

T218

T219

T220

T221

T222

T223

T224

T225

T226

T227

T228

T229

T230

T231

T232

T233

T234

T235

T236

T237

T238

T239

T240

T241

T242

T243

T244

T245

T246

T247

T248

T249

T250

T251

T252

T253

T254

T255

T256

T257

T258

T259

T260

T261

T262

T263

T264


T265

<18> VMA_DQ[63..0] VMA_DQ[63..0]
<19> VMA_DM[7..0] VMA_DM[7..0]
<19> VMA_RDQS[7..0] VMA_RDQS[7..0]
<19> VMA_WDQS[7..0] VMA_WDQS[7..0]

<19> VMA_MA[13..0] VMA_MA[13..0]

<18> VMA_BA0 VMA_BA0
<18> VMA_BA1 VMA_BA1
<18> VMA_BA2 VMA_BA2

VMA_DQ0 C37
VMA_DQ1 C38
VMA_DQ2 A35
VMA_DQ3 D34
VMA_DQ4 G32
VMA_DQ5 D33
VMA_DQ6 F32
VMA_DQ7 F32
VMA_DQ8 D31
VMA_DQ9 C30
VMA_DQ10 C30
VMA_DQ11 A30
VMA_DQ12 C28
VMA_DQ13 A28
VMA_DQ14 A28
VMA_DQ15 F28
VMA_DQ16 D27
VMA_DQ17 F26
VMA_DQ18 C26
VMA_DQ19 A26
VMA_DQ20 F24
VMA_DQ21 C24
VMA_DQ22 A24
VMA_DQ23 F24
VMA_DQ24 C22
VMA_DQ25 A22
VMA_DQ26 F22
VMA_DQ27 D21
VMA_DQ28 A20
VMA_DQ29 F20
VMA_DQ30 D19
VMA_DQ31 E18
VMA_DQ32 A18
VMA_DQ33 A18
VMA_DQ34 F18
VMA_DQ35 D17
VMA_DQ36 A16
VMA_DQ37 F16
VMA_DQ38 D15
VMA_DQ39 E14
VMA_DQ40 F14
VMA_DQ41 D13
VMA_DQ42 F12
VMA_DQ43 A12
VMA_DQ44 D11
VMA_DQ45 F10
VMA_DQ46 A10
VMA_DQ47 C10
VMA_DQ48 G13
VMA_DQ49 H13
VMA_DQ50 J13
VMA_DQ51 H11
VMA_DQ52 G10
VMA_DQ53 G8
VMA_DQ54 K9
VMA_DQ55 K10
VMA_DQ56 A8
VMA_DQ57 F8
VMA_DQ58 F8
VMA_DQ59 A6
VMA_DQ60 A6
VMA_DQ61 C6
VMA_DQ62 A5
VMA_DQ63 A5




MEMORY INTERFACE A

MAA0_0MAA_0
MAA0_1MAA_1
MAA0_2MAA_2
MAA0_3MAA_3
MAA0_4MAA_4
MAA0_5MAA_5
MAA0_6MAA_6
MAA0_7MAA_7
MAA1_0MAA_8
MAA1_1MAA_9
MAA1_2MAA_10
MAA1_3MAA_11
MAA1_4MAA_12
MAA1_5MAA_13
MAA1_6MAA_14
MAA1_7MAA_15
MAA1_8MAA_16
MAA1_9MAA_17
MAA1_10MAA_18
MAA1_11MAA_19
MAA1_12MAA_20
MAA1_13MAA_21
MAA1_14MAA_22
MAA1_15MAA_23
MAA1_16MAA_24
MAA1_17MAA_25
MAA1_18MAA_26
MAA1_19MAA_27
MAA1_20MAA_28
MAA1_21MAA_29
MAA1_22MAA_30
MAA1_23MAA_31
MAA1_24MAA_32
MAA1_25MAA_33
MAA1_26MAA_34
MAA1_27MAA_35
MAA1_28MAA_36
MAA1_29MAA_37
MAA1_30MAA_38
MAA1_31MAA_39
MAA1_32MAA_40
MAA1_33MAA_41
MAA1_34MAA_42
MAA1_35MAA_43
MAA1_36MAA_44
MAA1_37MAA_45
MAA1_38MAA_46
MAA1_39MAA_47
MAA1_40MAA_48
MAA1_41MAA_49
MAA1_42MAA_50
MAA1_43MAA_51
MAA1_44MAA_52
MAA1_45MAA_53
MAA1_46MAA_54
MAA1_47MAA_55
MAA1_48MAA_56
MAA1_49MAA_57
MAA1_50MAA_58
MAA1_51MAA_59
MAA1_52MAA_60
MAA1_53MAA_61
MAA1_54MAA_62
MAA1_55MAA_63

MAA0_0MAA_0
MAA0_1MAA_1
MAA0_2MAA_2
MAA0_3MAA_3
MAA0_4MAA_4
MAA0_5MAA_5
MAA0_6MAA_6
MAA0_7MAA_7
MAA1_0MAA_8
MAA1_1MAA_9
MAA1_2MAA_10
MAA1_3MAA_11
MAA1_4MAA_12
MAA1_5MAA_13
MAA1_6MAA_14
MAA1_7MAA_15
MAA1_8MAA_16
MAA1_9MAA_17
MAA1_10MAA_18
MAA1_11MAA_19
MAA1_12MAA_20
MAA1_13MAA_21
MAA1_14MAA_22
MAA1_15MAA_23
MAA1_16MAA_24
MAA1_17MAA_25
MAA1_18MAA_26
MAA1_19MAA_27
MAA1_20MAA_28
MAA1_21MAA_29
MAA1_22MAA_30
MAA1_23MAA_31
MAA1_24MAA_32
MAA1_25MAA_33
MAA1_26MAA_34
MAA1_27MAA_35
MAA1_28MAA_36
MAA1_29MAA_37
MAA1_30MAA_38
MAA1_31MAA_39
MAA1_32MAA_40
MAA1_33MAA_41
MAA1_34MAA_42
MAA1_35MAA_43
MAA1_36MAA_44
MAA1_37MAA_45
MAA1_38MAA_46
MAA1_39MAA_47
MAA1_40MAA_48
MAA1_41MAA_49
MAA1_42MAA_50
MAA1_43MAA_51
MAA1_44MAA_52
MAA1_45MAA_53
MAA1_46MAA_54
MAA1_47MAA_55
MAA1_48MAA_56
MAA1_49MAA_57
MAA1_50MAA_58
MAA1_51MAA_59
MAA1_52MAA_60
MAA1_53MAA_61
MAA1_54MAA_62
MAA1_55MAA_63

<20> VMB_DQ[63..0] VMB_DQ[63..0]
<20> VMB_DM[7..0] VMB_DM[7..0]
<20> VMB_RDQS[7..0] VMB_RDQS[7..0]
<20> VMB_WDQS[7..0] VMB_WDQS[7..0]
<20> VMB_MA[13..0] VMB_MA[13..0]

<20> VMB_BA0 VMB_BA0
<20> VMB_BA1 VMB_BA1
<20> VMB_BA2 VMB_BA2




VMB_DQ0 C3
VMB_DQ1 C3
VMB_DQ2 E3
VMB_DQ3 F1
VMB_DQ4 F3
VMB_DQ5 F3
VMB_DQ6 F3
VMB_DQ7 G4
VMB_DQ8 H5
VMB_DQ9 H5
VMB_DQ10 H5
VMB_DQ11 K6
VMB_DQ12 K6
VMB_DQ13 K6
VMB_DQ14 M6
VMB_DQ15 M6
VMB_DQ16 M6
VMB_DQ17 M6
VMB_DQ18 M6
VMB_DQ19 P6
VMB_DQ20 P6
VMB_DQ21 P6
VMB_DQ22 T6
VMB_DQ23 T6
VMB_DQ24 T6
VMB_DQ25 V6
VMB_DQ26 V6
VMB_DQ27 V6
VMB_DQ28 Y6
VMB_DQ29 Y6
VMB_DQ30 Y6
VMB_DQ31 Y6
VMB_DQ32 Y6
VMB_DQ33 Y6
VMB_DQ34 Y6
VMB_DQ35 Y6
VMB_DQ36 Y6
VMB_DQ37 Y6
VMB_DQ38 Y6
VMB_DQ39 Y6
VMB_DQ40 Y6
VMB_DQ41 Y6
VMB_DQ42 Y6
VMB_DQ43 Y6
VMB_DQ44 Y6
VMB_DQ45 Y6
VMB_DQ46 Y6
VMB_DQ47 Y6
VMB_DQ48 Y6
VMB_DQ49 Y6
VMB_DQ50 Y6
VMB_DQ51 Y6
VMB_DQ52 Y6
VMB_DQ53 Y6
VMB_DQ54 Y6
VMB_DQ55 Y6
VMB_DQ56 Y6
VMB_DQ57 Y6
VMB_DQ58 Y6
VMB_DQ59 Y6
VMB_DQ60 Y6
VMB_DQ61 Y6
VMB_DQ62 Y6
VMB_DQ63 Y6

MEMORY INTERFACE B

MAB0_0MAB_0
MAB0_1MAB_1
MAB0_2MAB_2
MAB0_3MAB_3
MAB0_4MAB_4
MAB0_5MAB_5
MAB0_6MAB_6
MAB0_7MAB_7
MAB0_8MAB_8
MAB0_9MAB_9
MAB0_10MAB_10
MAB0_11MAB_11
MAB0_12MAB_12
MAB0_13MAB_13
MAB0_14MAB_14
MAB0_15MAB_15
MAB0_16MAB_16
MAB0_17MAB_17
MAB0_18MAB_18
MAB0_19MAB_19
MAB0_20MAB_20
MAB0_21MAB_21
MAB0_22MAB_22
MAB0_23MAB_23
MAB0_24MAB_24
MAB0_25MAB_25
MAB0_26MAB_26
MAB0_27MAB_27
MAB0_28MAB_28
MAB0_29MAB_29
MAB0_30MAB_30
MAB0_31MAB_31
MAB0_32MAB_32
MAB0_33MAB_33
MAB0_34MAB_34
MAB0_35MAB_35
MAB0_36MAB_36
MAB0_37MAB_37
MAB0_38MAB_38
MAB0_39MAB_39
MAB0_40MAB_40
MAB0_41MAB_41
MAB0_42MAB_42
MAB0_43MAB_43
MAB0_44MAB_44
MAB0_45MAB_45
MAB0_46MAB_46
MAB0_47MAB_47
MAB0_48MAB_48
MAB0_49MAB_49
MAB0_50MAB_50
MAB0_51MAB_51
MAB0_52MAB_52
MAB0_53MAB_53
MAB0_54MAB_54
MAB0_55MAB_55
MAB0_56MAB_56
MAB0_57MAB_57
MAB0_58MAB_58
MAB0_59MAB_59
MAB0_60MAB_60
MAB0_61MAB_61
MAB0_62MAB_62
MAB0_63MAB_63

MAB0_0MAB_0
MAB0_1MAB_1
MAB0_2MAB_2
MAB0_3MAB_3
MAB0_4MAB_4
MAB0_5MAB_5
MAB0_6MAB_6
MAB0_7MAB_7
MAB0_8MAB_8
MAB0_9MAB_9
MAB0_10MAB_10
MAB0_11MAB_11
MAB0_12MAB_12
MAB0_13MAB_13
MAB0_14MAB_14
MAB0_15MAB_15
MAB0_16MAB_16
MAB0_17MAB_17
MAB0_18MAB_18
MAB0_19MAB_19
MAB0_20MAB_20
MAB0_21MAB_21
MAB0_22MAB_22
MAB0_23MAB_23
MAB0_24MAB_24
MAB0_25MAB_25
MAB0_26MAB_26
MAB0_27MAB_27
MAB0_28MAB_28
MAB0_29MAB_29
MAB0_30MAB_30
MAB0_31MAB_31
MAB0_32MAB_32
MAB0_33MAB_33
MAB0_34MAB_34
MAB0_35MAB_35
MAB0_36MAB_36
MAB0_37MAB_37
MAB0_38MAB_38
MAB0_39MAB_39
MAB0_40MAB_40
MAB0_41MAB_41
MAB0_42MAB_42
MAB0_43MAB_43
MAB0_44MAB_44
MAB0_45MAB_45
MAB0_46MAB_46
MAB0_47MAB_47
MAB0_48MAB_48
MAB0_49MAB_49
MAB0_50MAB_50
MAB0_51MAB_51
MAB0_52MAB_52
MAB0_53MAB_53
MAB0_54MAB_54
MAB0_55MAB_55
MAB0_56MAB_56
MAB0_57MAB_57
MAB0_58MAB_58
MAB0_59MAB_59
MAB0_60MAB_60
MAB0_61MAB_61
MAB0_62MAB_62
MAB0_63MAB_63




CHANNEL A: 512MB DDR3 (64M*16*4pcs)

Park, M92M Use Channel B Memory Interface Only

<1B> VMA_DQ[63..0]
<1B> VMA_DM[7..0]
<1B> VMA_RDQS[7..0]
<1B> VMA_WDQS[7..0]

VMA DQ[63..0]
VMA DM[7..0]
VMA RDQS[7..0]
VMA WDQS[7..0]

QSA[7..0]
QSA[7..0]




TOP Left

BOT Left


BOT Right

TOP Right


Group-A0 VREF




Group-A1 VREF




MEM_A0 CLK




Group-A0 decoupling CAP






Group-A1 decoupling CAP







MEM_A1 CLK




<http://laptop-motherboard-schematic.blogspot.com>



For DDR3, MVDDQ = 1.5V (7.5A)






Quanta Computer Inc.
PROJECT : ZR7B

Size	Document Number	Rev
	Madison/Broadway (DP_PWR/GND)	1A
Date:	Friday, March 05, 2010	Sheet 22 of 50

PIN STRAPS



Memory Aperture size

GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

ROM Table


EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A : 101	000	See Memory Aperture size
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM





DDR3 Memory Aperture size

DDR3 Memory Aperture size

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512MB	1	1	0
			1GB	1	0	0
			2GB	1	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512MB			
	K4W2G1646B-HC12	AKD5MGGT500	1GB	0	0	0
AMD	23EY2387MA12-SZ	AKD5LGGT700	2GB	0	0	1
			1GB	0	1	0

Thermal Sensor


NS	none
WINDBOND	AL83L771K02
GMT	AL000780003




RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

CRT Switch


IV@
SW@




CRT




LVDS Switch




LVDS



LCD Power




Backlight Control




I@ HDMI LEVEL SHIFTER


IV@
SW@
SP@




SW@HDMI-detect




I2C




Switchable Graphic HDMI source




ESD Protect





HDMI connector



Giga-LAN AR8151





 Quanta Computer Inc. PROJECT : ZR7B		Rev
		1A
Size	Document Number	
GLAN BCM57780		
Date:	Friday, March 05, 2010	Sheet 26 of 50





MINI-CARD WLAN(MPC)


+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA





MINI-CARD 3G(MNC)Reserve for JV41-CP




SIM CARD(RFM)Reserve for JV41-CP




SIM CARD SIGNALS
ROUTE PARALLEL




MAIN SATA HDD



EE RETURN-PATH CAPACITORS




ODD (SATA)



ODD POWER(ODD)

Connect to PCH(GPIO21) pin Y9 and EC pin28 (GPIO53)




Quanta Computer Inc.

PROJECT : ZR7B


Size	Document Number	Rev
	SATA-HDD/ODD/USB-ESATA	1A

Date: Friday, March 05, 2010 Sheet 29 of 50


MIC



Internal Speaker



HP/SPDIF



Quanta Computer Inc.

PROJECT : ZR7B

AMP /AUDIO JACK CONN

Size	Document Number
------	-----------------



Date: Friday, March 05, 2010

Sheet 31 of 50


Rev
1A

CARD READER Controller


4 IN 1 CARD READER (MMC)



Close to CN14 pin 14 & pin23
4.7u CAP close to pin23



Close to connector



Quanta Computer Inc.

PROJECT : ZR7B


Size Document Number

AU6433 CardReader

Rev 1A


Date: Friday, March 05, 2010 Sheet 32 of 50

POWER BOARD CONN(UIF)





LED


POWER



Battery




SW /B




 Quanta Computer Inc. PROJECT : ZR7B		Size	Document Number	Rev
				1A
POWER/MMB/LAUNCH/LED				
Date:	Friday, March 05, 2010	Sheet	33	of 50


USB



BLUETOOTH CONNECTOR



USB/B



R230, R229, R321, R324, R316, R314, R306, R297




Quanta Computer Inc.


PROJECT : ZR7B

Size	Document Number	Rev
	USB/ BT	1A



Date: Friday, March 05, 2010 Sheet 34 of 50



CPU FAN



TOUCHPAD & Switch CONN.







Quanta Computer Inc.
PROJECT : ZR7B

Size	Document Number	Rev 1A
KB/FAN/TP+FP		
Date: Friday, March 05, 2010	Sheet 35 of 50	

EMI decoupling




EC(KBC)




I/O ADDRESS SETTING(KBC)

SHBM=0: Enable shared memory with host BIOS




SM BUS PU(KBC)



ACER ID(KBC)




SPI FLASH(KBC)




1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or fa

HWPG(KBC)




POWER-ON Switch(KBC)



INTERNAL KEYBOARD STRIP SET(KBC)




 Quanta Computer Inc. PROJECT : ZR7B		
Size	Document Number	R
WPCE781 & FLASH		
Date:	Friday, March 05, 2010	Sheet 27 of 50




[PWM]

PR71, PR72, PR73, PR74, PR75, PR76, and PR77 deleted



[PWM]



$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

A01718 Rdson=3~4.3mOhm

$$L(ripple\ current) = (19 - 1.05) * 1.05 / (1u * 272k * 19) \sim 3.64A$$

$$4.3m * 18 = RILIM * 20uA$$

$$RILIM = 3.87K \text{ --- } 3.92K$$


9/4 modify






Quanta Computer Inc.
PROJECT : ZR7


Size	Document Number	Rev
	+VTT (UP6111A)	1A


Date: Friday, March 05, 2010 Sheet 41 of 50






[PWM]





DCR=1.6-1.8mOhm
Load Line=7mV/A
1.6m*0.6168=0.986m
0.986m/.49K=396p
392p*2*8.87K=7.03m
OCF
20u/2*2.49K=24.9m
24.9m/0.6168=40.3m
40.3m/1.6m=25.2A



[illegible]