



ZYG SYSTEM BLOCK DIAGRAM




GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	DDR3 RAM POWER	SUSON	S0-S3
+SMDDR_REF	+0.75V	SODIMM Reference Voltage	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/POWER	MAINON	S0
+1.8V	+1.8V	CPU/PCH POWER	MAINON	S0
+1.05V_S5	+1.05V	CPU/SODIMM CORE POWER	S5_ON	S0-S5
+1.05V_VTT	+1.05V	CPU VTT POWER	MAINON	S0
+1.05V_PCH	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
+VCC_GFX	variation	SNB GRAPHIC POWER	VR_ON	S0
+VCCSA	+0.8/0.9V	CPU SYSTEM ANAGENT AGENT	VTT_HWPG	S0
+1.05V_GFX	+1.05V	GPU IO/PLL POWER	dGPU_PWR_EN	Discrete enable
+3V_GFX	+3.3V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN	Discrete enable
+VGPU_CORE	+0.8125V~+1V	GPU CORE POWER	dGPU_VRON	Discrete enable
+1.5V_GFX	+1.5V	VRAM CORE POWER	VGA_PG	Discrete enable
+1.8V_GFX	+1.8V	GPU_CRE/LVDS/PLL POWER	VGA_PG	Discrete enable
+5V_ADO	+5V	AUDIO CODEC AMPLIFIER	MAINON	S0
+5V_DT	+5V	DT CHARGING	DT_CHG	TBD



Sandy Bridge Processor (CLK, MISC, JTAG)




Quanta Computer Inc. PROJECT : ZYG		
Size	Document Number	Rev
	Sandy Bridge 1/4	1A
Date:	Tuesday, February 22, 2011	Sheet 3 of 50




Sandy Bridge Processor (DDR3)

04



DDR3 Standby Power Reduction



Sandy Bridge Processor (GRAPHIC POWER)

Spec
470uF/4mohm x 4
22uF x 16
10uF x 10

Real
470uF/4mohm x 3
22uF x 14
10uF x 9

330uF/6mohm x 2	390uF/10mohm x 1
22uF x 12	22uF x 10
22uF x 7 (Non-stuff)	10uF x 3

Spec	Real	3d
470uF/4mohm x 2	330uF/10mohm x 1	330uF/10mohm x 1
22uF x 12	22uF x 8	22uF x 8
	10k x 2	10k x 2

POWER

F S

33

675

1.

[illegible]

A

ST

CPU MCH
SNB 45W : 5A
Spec
330uF/6mohm x 1
10uF x 6

Real
10uF x 8

CPU MCH SNB 45W : 6A
Spec 330uF/6mohm x 1
10uF x 3
Real 10uF x 3

Layout note: need routing together and ALERT need between CLK and DATA

SVID CLK

SVID DATA

SVID ALERT

CPU SA
SNB 45W : 6A
Spec
330uF/7mohm x 1
10uF x 3
Real
10uF x 3

DDR3 Standby Power Reduction





Quanta Computer Inc.
PROJECT : ZYG

Size Document Number **Sandy Bridge 3/4**
 Date: **Tuesday, February 22, 2011** Sheet **5** of **50**

Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)



06



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




Quanta Computer Inc.
PROJECT : ZYG


Size Document Number
Sandy Bridge 4/4
Date: Monday, January 24, 2011 Sheet 6 of 50

Cougar Point (LVDS,DDI)


Cougar Point (DMI,FDI,PM)



PCH Pull-high/low(CLG)





System PWR_OK(CLG)




On Die DSW VR Enable
High = Enable (Default)
Low = Disable

08



Cougar Point (HDA, JTAG, SATA)




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V_O  *1K_4 									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	 R672  *1K_4 									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC_O  330K_4 									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]  R673  *1K_4   R600  *1K_4 
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	35 ME_WRRH  R650 									
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	 R606  2.2K_4   R608  *1K_4  									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	 R625  *1K_4 									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S5_O  1K_4 									
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)	Need check schematic									
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										

Cougar Point-M (PCI,USB,NVRAM)

Cougar Point-M (PCI-E,SMBUS,CLK)


U40B



MPC Switch Control	
MPC_Pwr_CTRL#	Low = MPC ON
MPC_Pwr_CTRL#	High = MPC OFF (Default)

MPC_Pwr_CTRL# R322 *1K 4


PCI/USB/OC# Pull-up(CLG)




	GPU_Pwr_CTRL# (p1008)	SKU_ID1 (p1003)	SKU_ID0 (p1016)	VGA_H/W Signal	Setup Menu	
UMA Only	1	0	0	0	UMA	boot
discrete Only	0 or 1	0	1	GPU	Hidden	GPU boot
Switchable (Max)	0	1	0	UMA+GPU	discrete/SG	UMA boot
Optimize (Muxless)	0	1	1	UMA	UN/SG	UMA boot

0 = GPU power is control by PCH GPD (Discrete, SG or Optimize)
1 = GPU power is control by H/W (pure discrete SKU)


CLK_REQ/Strap Pin(CLG)



SMBus/Pull-up(CLG)



Cougar Point (GPIO,VSS_NCTF,RSVD)




Quanta Computer Inc.
PROJECT : ZYG



Size Document Number Rev 1A
Cougar Point 4/6

Date: Tuesday, February 22, 2011 Sheet 10 of 50

Cougar Point-M (POWER)




IBEX PEAK-M (GND)






DDR3 DIMM-A0

13




Place these Caps near So-Dimm0.





DDR3 DIMM-A1

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1



DDR3-DIMMA1_H=4.0_RVS


Place these Caps near So-Dimm0.



15

 Quanta Computer Inc. PROJECT : ZYG			
Size	Document Number	Rev	
	DDRIII SO-DIMM-B0	1A	
Date:	Tuesday, February 22, 2011	Sheet	15 of 50

16




The schematic diagram illustrates the power supply section of the J1939-49 CAN module. It features three input rails: +1.5V_SUS, +3V_JM8999, and +0.75V_VTT_2. The +1.5V_SUS rail is connected to a series of capacitors (C468, C472, C482, C471, C477, C478, C476, C470, C498) leading to ground. The +3V_JM8999 rail is connected to capacitors C460 and C459 leading to ground. The +0.75V_VTT_2 rail is connected to a series of capacitors (C424, C425, C422, C423, C421) leading to ground.


CPU XDP Connector(CPU)

XDP_PREQ#	CLK_PCIE_XDPN
XDP_PRDY#	XDP_DBRST#
XDP_BPM0	SMB_PCH_DAT
XDP_BPM1	SMB_PCH_CLK
XDP_BPM2	XDP_TDO
XDP_BPM3	XDP_TRST#
XDP_BPM4	XDP_TDI
XDP_BPM5	XDP_TMS
XDP_BPM6	XDP_TCLK
XDP_BPM7	SYS_PWROK
DNBSWON#	PCH_JTAG_TCK
CFG0-----1k	H_PWRGOOD-----1k
CLK_PCIE_XDPP	PLTRST#-----1k


DT Dongle Conn.




DT PW Conn.




SCREW HOLE




BKT




GPU




MiniCard



PCH





Battery Power Reset




A-stage	SKU1	SKU2	SKU3	SKU4
GPU	N12E-GE	N12P-GS	N12P-GS	N12P-GS (dGPU)
VRAM	Hynix 2G	Hynix 1G	Sam 2G	Hynix 2G

Quanta Computer Inc.
PROJECT : ZYG


Size	Document Number	Rev
	DT/ Batt. Rst / XDP/ Hole	1A
Date:	Wednesday, February 23, 2011	Sheet 17 of 50




power up sequence




NB9M: VGACORE +0.90V (Normal) , +1.09V
NVVDD Maximum Settling Time





PEX_RST timing



PEX_PLLVDD	GB2-128 / GB3-1	
	Under	Near
100nF, 10% X7R 0402	1	
1uF, 10% X7R 0603		1
4.7uF, 10% X5R 0603		1
120 Ohm 0603		
ESR 180 mOhm		1




FB_DLLAVDD / GB2-128 / GB3-128 FB_PLLAVDD	Under	Near
100nF ,10% X7R 0402	3	
1uF ,10% X7R 0603		1
10uF ,10% X7R 0805		1
30 Ohm ESR 10 mOhm		1



IFPAB_PLLVDD	GB2-128 / GB3-128	Under	Near
100nF, 10% X7R 0402	1		
1uF, 10% X7R 0603		1	
4.7uF, 10% X7R 0805		1	
120 Ohm 0603			1
ESR 180 mOhm			

IFPC/D/E_PLLVDD	GB2-128 / GB3-128	Under	Near
100nF, 10% X7R 0402	3		
1uF, 10% X7R 0603		1	
4.7uF, 10% X7R 0805		1	
300 Ohm 0603			1
ESR 250 mOhm			

DACx_VDD	GB2-128 / GB3-128	Under	Near
100nF, 10% X7R 0402	4		
1uF, 10% X5R 0402		1	
4.7uF, 10% X5R 0805		1	
300 Ohm 0603			1
ESR 250 mOhm			



	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	N12P-GS	N12P-GS	N12P-GS	N12P-GS	N12E-GE	N12E-GE	N12E-GE	N12E-GE
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001	0001	0001	0001	0001	0001	0001	0001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	1010	1010	1010	1010	0010	0010	0010	0010
ROM_S1	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	0010	0110	0011	0111	0010	0110	0011	0111
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	0100	0100	0100	0100	1110	1110	1110	1110
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110	0110	0110	0110	0110	0110	0110	0110
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111	1111	1111	1111	1111	1111	1111	1111


RAMCFG [3:0]	DESCRIPTION	Vendor PIN	ROM_S1	QCI	QCI B/S
0010	Hynix DDR3 64Mx16x8, 1GB,900MHz	H5TQ1G63DFR-11C	PD 15K	AKD5LZWTW02	AKD5LZWTW05
0011	Samsung DDR3 64Mx16x8, 1GB,900MHz	K4W1G1646G-BC11	PD 20K	AKD5EGGT500	AKD5EGGT503
0110	Hynix DDR3 128Mx16x8, 2GB,900MHz	H5TQ2G63BFR-11C	PD 35K	AKD5MGWWTW00	AKD5MGWWTW03
0111	Samsung DDR3 128Mx16x8, 2GB,900MHz	K4W2G1646C-HC11	PD 45K	AKD5MGWWTW00	AKD5MGWWTW03

Logical Strap Bit Mapping

	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



		QCI	B/S
N12E-GE	IC CTRL(1005P) N12E-GE-A1(BGA)	AJ0N12E0T00	AJ0N12E0T02
N12P-GS	IC CTRL(973P) N12P-GS-A1(BGA)	AJ0N12P0T04	AJ0N12P0T13




4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1%(0402)]
 10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1%(0402)]
 15K/F 4: CS31002FB24 [RES CHIP 15K 1/16W +1%(0402)]
 20K/F 4: CS2002FB29 [RES CHIP 20K 1/16W +1%(0402)]
 30.1K/F 4: CS33012FB18 [RES CHIP 30.1K 1/16W +1%(0402)]
 35.7K/F 4: CS33572FB13 [RES CHIP 35.7K 1/16W +1%(0402)]
 45.3K/F 4: CS34532FB18 [RES CHIP 45.3K 1/16W +1%(0402)]



GPIO ASSIGNMENTS


GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for I/F link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2 11/13
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL 11/13
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL





SPEC	GB2-128 12P-GS	GB3-128 12E-GE
10nF ,10% X7R 0402	8	
22nF ,10% X7R 0402	3	
47nF ,10% X7R 0402	3	
100nF ,10% X7R 0402	2	22
220nF ,10% X7R 0603	3	
1uF ,10% X7R 0603	1	8
4.7uF ,10% X5R 0603	1	3
10uF ,10% X5R 0805	2	2
22uF ,10% X5R 0805	1	
47uF ,10% X5R 0805	1	2
470uF	1	


CHANNEL A: 256MB/512MB DDR3



A-stage	SKU1	SKU2	SKU3	SKU4
GPU	N12E-GE	N12P-GS	N12P-GS	N12P-GS (dGPU)
VRAM	Hynix 2G	Hynix 1G	Sam 2G	Hynix 2G


VRAM	Description	Vendor P/N	QC1	QC1 B/S
Hynix DDR3 64Mx16x8, 1GB, 900MHz	IC SDRAM(96P)H5TQ1G63DFR-11C(FBGA)STNBSQ	H5TQ1G63DFR-11C	AKD5LZWTW02	AKD5LZWTW05
Samsung DDR3 64Mx16x8, 1GB, 900MHz	IC SDRAM(96P)K4W1G1646G-BC11 STN BSQ	K4W1G1646G-BC11	AKD5EGGT500	AKD5EGGT503
Hynix DDR3 128Mx16x8, 2GB, 900MHz	IC SDRAM(96P)H5TQ2G63BFR-11C(FBGA)STNBSQ	H5TQ2G63BFR-11C	AKD5MGWTW00	AKD5MGWTW03
Samsung DDR3 128Mx16x8, 2GB, 900MHz	IC SDRAM(96P)K4W2G1646C-HC11(FBGA)STNBSQ	K4W2G1646C-HC11	AKD5MGWT500	AKD5MGWT503

		PROJECT : ZYG	
		DGPU Memory 1/2 (DDR3)	
Size	Document Number	Date: Tuesday, February 22, 2011	Rev 1A
		Sheet 23 of 50	




CRT


EV@ --- GPU only



MS@ --- iGPU & GPU Muxless




L41, L42, L43		
N12E-GE	33 Ohm	CX8PG330007
N12P-GS	47 Ohm	CX8BA470003





LVDS


EV@ --- GPU only





MS@ --- iGPU & GPU Muxless




LCD Power




Backlight Control





EV@ --- GPU
MS@ --- iGPU & GPU
Muxless



SP@ ---
MS(CS16802JB27--680ohm)
EV(CS14992FB24--499ohm)




Lid Switch (Hall sensor)




12/7 Add 150 Ohm resistors R712, 713, 714, 715 to HDMI differential pair for EMI concern

HDMI connector




ESD Protect



HDMI -detect

EV@ --- GPU
MS@ --- iGPU & GPU
Muxless




27




MINI Wireless And Debug



12/8 Unmount R386, 393, mount R 385, 387, 391 for Intel WiDi WLAN card



28



MINI GPS Module




Quanta Computer Inc.

PROJECT : ZYG


MINI PCI-E card/TV

CODEC(ALC669X)





ALC669X



CENTER MONO



CODEC/AMP Power



SPEAKER/HP AMP.

[illegible][illegible]

default


GAIN0	GAIN0	Gain<dB>
0	0	20

LPF for $f_c(-3dB)=500Hz$


SDC :: shutdown signal for
IC<LOW=disable , HIGH=enable>

29

SHUTDOWN	TPA3110D1
L (0V - 0.5V)	SHUTDOWN
H (2V - VDD)	ACTIVE



ESATA & USB




AL008511001


EN	A_PRE	B_PRE	dB
0	X	X	Power down mode
1	0	0	Pre-emphasis disable
1	1	1	Pre-emphasis enable

ALLVC412000


EN	D0	D1	CH-0	CH-1
0	X	X	Standby	Standby
1	0	0	0dB	0dB
1	1	0	Pre-emphasis (5dB)	0dB
1	0	1	0dB	Pre-emphasis (5dB)
1	1	1	Pre-emphasis (5dB)	Pre-emphasis (5dB)




To USB DB




To PWR/LAN DB




To SW DB







INT K/B




Finger-Printer




BLUETOOTH




CPU FAN




WL LED




PWR LED




HDD LED



Battery LED





I/O ADDRESS SETTING


I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS


SHBM R R14 *10K 4

1/13 Confirm by vendor mail :
Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware


SM BUS PU




INTERNAL KEYBOARD STRIP SET




SPI FLASH




Winbond W25X10BVSNIQ AKE35FN0N00
EON EN25F10-100GIP AKE35FN0Q00
AMIC A25L0100-F AKE35ZN0800



HWPG





360mil
OCP:12A
8.5A

210mil
OCP:8A
5.23A


Ven=7.23V

OCP:12A


L(ripple current)
 $= (9-5) \cdot 5 / (2.2 \cdot 0.4 \cdot 9)$
 $= 2.525A$
 $I_{ocp} = 12 - (2.525/2) = 10.74A$
 $V_{th} = 10.74A \cdot 4.3m\Omega = 46.17mV$
 $R(lim) = (46.17mV \cdot 10) / 10\mu A$
 $\sim 46.17K$

OCP:8A

L(ripple current)
 $= (9-3.3) \cdot 3.3 / (2.2 \cdot 0.5 \cdot 9)$
 $\sim 1.9A$
 $I_{ocp} = 8 - (1.9/2) = 7.05A$
 $V_{th} = 7.05A \cdot 14.2m\Omega = 100.11mV$
 $R(lim) = (100.11mV \cdot 10) / 10\mu A$
 $\sim 100.11K$




 Quanta Computer Inc. PROJECT : ZYG		
Size	Document Number	Rev
	+VCC_CORE (MAX17511))	1A
Date:	Tuesday, February 22, 2011	Sheet 38 of 50



	Dual Core (35W)	Quad Core (45W)
CPU Conver	2-Phase	3-Phase
PR202	Populated	NC
PR95	150K/F_4 (CS41502FB18)	130K/F_4 (CS41302FB00)
PR94	200K/F_4 (CS42002FB12)	158K/F_4 (CS41582FB14)
PR111	NC	5.11K/F_4 (CS25112FB15)
PR100	3.4K/F_4 (CS23402FB08)	5.11K/F_4 (CS25112FB15)
PR106	3.4K/F_4 (CS23402FB08)	5.11K/F_4 (CS25112FB15)

	UMA (IV@) / Muxless (MS@)	External VGA (EV@)
PR63	NC	Populated
PR67	100K/F_4 (CS41002FB28)	200K/F_4 (CS42002FB12)
PR91	130K/F_4 (CS41302FB00)	NC
PR90	158K/F_4 (CS41582FB14)	NC
PR88	5.62K/F_4 (CS25622FB18)	1K/F_4 (CS21002FB24)
PR69	Populated	NC
PR70	Populated	NC




$$VOUT = (1 + R1/R2) * 0.5$$




Quanta Computer Inc.
PROJECT : ZYG

Size	Document Number	Rev
	+PCH&VTT (RT8238A)	1A
Date:	Tuesday, February 22, 2011	Sheet 1 of 50




VID0	VID1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V



Quanta Computer Inc.
PROJECT : ZYG

Size	Document Number	Rev
	VCCSA(TPS51461)	1A
Date:	Tuesday, February 22, 2011	Sheet 42 of 50




TDC 36A/0CP 48A
+VGPU_CORE

Default is 12P-GS

GPU_VID2	GPU_VID1	+VGPU_CORE (12P-GS / 12E-GE)
0	0	1.0V / 0.9125V
0	1	0.975V / 0.8625V
1	0	0.825V / 0.8125V


Default is 12P-GS


location	12P-GS	12E-GE
PR31	36.5K/F CS33652FB18	43.2K/F (CS34322FB16)
PR29	715K/F CS47152FB00	332K/F (CS43322FB15)
PR30	86.6K/F CS38662FB16	158K/F (CS41582FB14)



**Quanta Computer Inc.**
PROJECT : ZYG


Size	Document Number	Rev
	GPU CORE(MAX17007)	1A
Date:	Tuesday, February 22, 2011	Sheet 43 of 50







Quanta Computer Inc.
PROJECT : ZYG

Size	Document Number	Rev
	+5V_ADO (TPS51117)	1A
Date:	Tuesday, February 22, 2011	Sheet 46 of 50







Model ZYG MB	REV	TEXT	CHANGE LIST				
	C	2018/12/28 2019/01/05 2019/01/06 2019/01/10 2019/01/13 2019/01/12 2019/01/13 2019/01/14	Create ZYG C-stage schematics based on "ZYG_MB_REV024_1220_FINAL.DSN" Rename net name SV_DET to BOARD_ID2 in page 10 Update part description with "ZYG.C.Desc.0105.upd" Change SWS battery reset switch PN and footprint Change CN16 1394 connector footprint and pin assignment Construct rev.C07 schematics based on rev.C02 Delete TP58, TP60 Change TP7, TP17 footprint to TP3056 Change Hole 19, 21, 20, 22, 23, 24, 25 footprint Add R716, R719 (mounted) 717, 718 (unmounted) mount R155 and unmount U11, for EC controlling charger IC behavior Delete T6, R719, mount R718, U11, unmount R155, change netname ACPRN to USB3_POWER_ON to control USB charger and-gate Use crystal 24MHz clock for USB3.0: unmount R542, R549, R555, mount R556, Y2, C715, C717 on page 33; unmount R328 on page 9 Mount Q42 for USB wake up function Change Q42 PN (for input 1.5 V > VIH 1.4V) Add R720 and connect between EC pin 20 and BATT_EN# Change USB3_POWER_ON to EC pin 113, leaving pin 109 ACPRN and T6 Add costdown solution with "C.costdown_0112.upd" Add buffers (U43, U44, Q46, Q42, R721, R722, RV9, RV10,) to DT_ATTACH# and DT_CHG Add reserved 0.1uF C824 for ESD concern Merge SV_DET to BOARD_ID2 Update power schematics Adjust R353 357 360 362 363 value for LED luminance Adjust mounting and value for CPU AXG power with "Costback_0113.upd" Add 22 Ohm R723 between DT_ATTACH# and EC for ESD prevention Add RV11, reserved 100k R710, mount R246 and change from 10uF_6 to 22uF_8 in DT dongle power Change EC GPI037 (pin72) reserved pull-high from +3V_SS to +3VPCU Update capacitor descriptions and values with "DescUP01.upd", "DescUP02.upd", "DescUP03.upd" Change R723 from 2.2 Ohm 0603 to 0 Ohm 0402 Mount R719 100k Add R724 reserved 0 Ohm Change 0 ohm R723 from 0402 to 0603 Update 1394 CN16 PN to DFH504FR511				
	C2	2019/01/25 2019/01/26 2019/01/27	Create ZYG C2-stage schematics based on "ZYG_MB_REV024_FINAL_GARY_UPD.DSN" Change DT connector/buffer ground as DTGND and connect to GND with R725 C825 C826 Left CN13 pins,6 NC Change R725 from 0 ohm to CX08T301024 (EMI CHIP PBY160808T-301Y-N (300+-25%,2A)) Update TOP/BOT with "C2_topbot_0127.upd"				
Ramp	2019/01/31 2019/02/14 2019/02/15 2019/02/16 2019/02/17 2019/02/18 2019/02/22 2019/02/23	Create ZYG Ramp-stage schematics based on "ZYG_MB_REV024_05_0127_GARY.DSN" Change and mount D22, D31 from CV5R5M10900(0603) to CY402V05B00(0402) Unmount Q42 to disable S3 wakeup function for USB 3.0 Change U40 from AJSLH00D0702 to AJSLJ4P0T10 Change SWS PN to DHPATEZCK02 Change D31 back to CV5R5M10900(0603) Mount C822 for CRT Increase 1.5V by changing PR198 from 10k to 10.5k to avoid 3DMark running hangup Change L41, L42, L43 to CX8BA470003/CX8PG330007 for N12P/N12E Update U36 to AL000547006 (USB power switch 2A) Change C13, C14 to CY402V05B00 (ESD varistor) Change 0-Ohm to short pad with "RampShortPadUPD0217.upd" Delete L13, L7, L45, L10, L11, L12, L17, L14, L18 Dismount PU2 Change PQ12 from A04468 to A0L1718 delete C826 change C825 PN to BC040201200 change U44 pins from +5V_DTPWR to +3VPCU rename net N129824580 to DT_CHG_R Add U45 Dismount R725 Add Q47 Delete RV9, RV10, RV11 Change R694 from shortpad to 0 Ohm Change L3, L4 to CX5AG601001 (600 ohm, 300mA) Add pin7, 8 floating on CN13 Delete TP33, change DT_GND to pin3 of U45, swap pin4, 6 of U45 Rename N129824552 to DT_CHG6, add R726, Q48 Delete Q46, R726; connect DT_CHG and DT_CHG6 with R726 (0 ohm) Change R694 from 0 ohm to 22 ohm for EMI concern Update TOP/BOT with "TOPBOT_ramp0222.upd" Change R722 to 200k_4 (TOP) Mount C796 with 10p cap Change Q47 to A0S3404 MOS (TOP) TEXT					
PROJECT : ZYG		DOC NO.	PROJECT MODEL :	ZYG	APPROVED BY:	DATE:	
Change list			PART NUMBER:		DRAWING BY:	REVISION: C	