





(17.3") Intel Shark Bay Platform Block Diagram

01








POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0~S5
+VCCRTC	+3.0V~+3.3V		S0~S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0~S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0~S5
+5VPCU	+5V	AC/DC Insert enable	S0~S5
WIMAX_P	+3.3V	WMAX_P for WLAN	
+1.8V	+1.8V	MAIN_ON	S0
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_SUS	+1.5V	SUSON	S0~S3
+VCC_CORE		VRON	S0
+VTT	+1.05V	MAIN_ON	S0
+1.05V	+1.05V	MAIN_ON	S0
+VAXG		MPWROK	S0

Haswell Processor (DMI, PEG, FDI)


Haswell Processor (CLK,MISC,JTAG)



Haswell Processor (DDI, eDP, FDI)




FAN Control-->For one FAN solution <THC>





Intel Turbo mode onlyCPU

CPU Thermal sensor / MB


<THC>




Haswell Processor (DDR3)




Haswell Processor (POWER)



Power Test Propose




SVID




Quanta Computer Inc.
PROJECT : BDBD




Size	Document Number	Rev
	Haswell 4/5 (POWER)	2A
Date:	Monday, December 17, 2012	Sheet 5 of 45




Lynx Point (DMI, FDI, PM)




Lynx Point (CRT,PCI,DDI CNTL)






PCH PM PU/PD +3V




SYSPWOK




DSW Circuit







RTC Circuitry (RTC)



HDA





PCH JTAG



Lynx Point (PCIE,USB3.0,USB2.0)


Lynx Point (CLOCK)



USB Overcurrent

PCH Internal Clock


25MHz Crystal for PCH



Lynx Point (GPIO,CPU/MISC,NCTF)


BOARD ID SETTING CLG/PX/OEV/UGA/CLG-Strap

10





Board ID	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8	ID9	ID10	ID11	ID12
HM86	H											
HM87	L											
Only VGA												
OPTIMUS												
W/O LED KB												
W/ LED KB												
UMA												
Discrete												
17" Premium												
17" Gaming												
W/ HDMI												
W/O HDMI												
W/ 6-sensor												
W/O 6-sensor												
WIN7												
WIN8												
ECO Mode												
3D Mode												
4 SPKS												
2 SPKS												
TV SKU												
SSD SKU												
VRAM 1000												
VRAM 900												

PU & Password Clear




PCH MISC PU/PD




Quanta Computer Inc.
PROJECT : BDBD

Size	Document Number	Rev
	LPT 4/6 (GPIO/MISC)	2A
Date:	Monday, December 17, 2012	Sheet 10 of 45


Lynx Point (Power)




Lynx Point (Power)




PCH VRM Power
0.179A (20mils)




PCH VCCIO Power




PCH band gap Power




PCH VCCSUS




PCH HDA Power	0.0
---------------	-----




--	--







--	--



Lynx Point (GND)




Lynx Point (GND)





Quanta Computer Inc.

PROJECT : BDBD





Size	Document Number	Rev
	LPT 6/6 (GND)	2A
Date:	Monday, December 17, 2012	Sheet 12 of 45









BOT Side Far away CPU


15




























Quanta Computer Inc.
PROJECT : BDBD

Size	Document Number	Rev
	Blank	2A
Date:	Monday, December 17, 2012	Sheet 23 of 45



RTD2136R


Mode Configure Table(Power On Latch)

CFG1		CFG0	
		0	1
0	0	X	EP MODE
1	0	ROM ONLY MODE	EEPROM MODE
1	1	ROM ONLY MODE	EEPROM MODE

ROM ONLY Mode : CFG0 4.7K pull low, CFG1 4.7K pull high

EP Mode : CFG0 4.7K pull high, CFG1 4.7K pull low


EEPROM Mode : CFG0 4.7K pull high, CFG1 4.7K pull high



EEPROM Mode

In EEPROM mode, an additional EEPROM is needed. EEPROM should configure with following condition.


- 1- EEPROM with a size 8K-Byte
- 2- EEPROM device should be 2-byte addressing device
- 3- Slave address should configure as 0xA8



EP Mode



External device connect to DP2LVDS by Pin13/Pin14, I2C protocol is used

Address=0x94&0x6A




Dual Mode Regulator Configuration


	2.2-uH(L6)	0 Ohm(R31)
SWR	Connect	NC
LDO	NC	Connect




For S3 power Reduction Sequence S3P/NS3P/CPU




SM_DRAMRST# Topology S3P/NS3P/CPU



S3 power Reduction (SM_DRAMPWROK) S3P/NS3P/CPU




For S3 power Reduction VTT discharge S3P/NS3P/CPU




CPU SM_VREFS3P/NS3P/CPU


S3 power Reduction (CPU Power) S3P/NS3P/CPU




Panel backlight control LDS




LCD POWER SWITCH




INT_LVDS
PWR 80 mil




HALL **HSR**
Sensor






CRT CRT/CRU/CRV



LCD Panel Module <LDS>







TV Tuner / MSATA

<SSD>


TV Tuner: 1.5V@240mA 3.3V@470mA




USB CONNECT <U3B/USB>
RIGHT(UR)




SATA ODD





ODD Zero power .
(Only for Intel)




Atheros Lan/USB3 CONN



NFC Connector



11



11


0.3A



<GSR>



A_EM	B_EM	3 Gb/s	6 Gb/s
0	0	550mV pp	650mV pp
1	1	550mV pp+3dB Pre-emphasis	650mV pp+1.5dB Pre-emphasis




<GSR>



Size	Document Number HDD/ODD	Rev 2A
Date:	Monday, December 17, 2012	Sheet 31 of 45

Codec (CX20755-11Z) <ADO>




From EC

34 AMP_MUTE#

34 S&M_EN

High Active


Twitter SPK




Output Gain Table

G1	G2	Gain
0	0	11dB
0	1	14dB
1	0	19dB
1	1	25dB


External MIC





Headphone <ADO>





4 Speakers <ADO>



Close to IC




SD / MMC CARD READER







Quanta Computer Inc.
PROJECT : BDBD

Size	Document Number	Rev
	Card Reader(AU6437)	2A
Date:	Monday, December 17, 2012	Sheet 33 of 45




SM BUS PU/Address		<KBC>	
MBCLK	R418	4.7K 4	
MEDATA	R424	4.7K 4	
2ND MBCLK	R381	4.7K 4	
2ND MEDATA	R386	4.7K 4	
2ND MBCLK	R504	4.7K 4	
2ND MEDATA	R512	4.7K 4	



SMBUS	Devices	Address
1	Battery(A)	
	PCH(SS)	
2	G-sensor(S0)	
	IDROM(A)	
	EDP2LVDS IC	94H or 64H
	VGA Thermal(A or S0)	98H
3	Extend GPIO	
	S&C IC 14640 Up Port	35H
	S&C IC 14651 Down Port	15H



Power Button <KBC>



CIR




MS Strap	SKU_STRAP_1	SKU_STRAP_2	SKU_STRAP_3	SKU_STRAP_4
17°F	0			
17°G	1			
Chief River		0		
Shark Bay		1		
W/ 3D			0	
W/O 3D			1	
UMA				0
Discrete(Optimus)				1


35

LED


BATTERY




POWER LED




RF LED LED





ESD Protect LED





EMI

















Quanta Computer Inc.

PROJECT : BDBD

Size	Document Number	Rev
	+1.8V/Discharge	2A
Date:	Monday, December 17, 2012	Sheet 42 of 45





Model		REV	CHANGE LIST				MODEL			BY3E					
							PAGE	FROM	To						
BDBD	B2A	PAGE 8: C795,C805 Change to 15pf PAGE 8: CN11 Change socket type PAGE 8:Add R1328 and R1516 for QUAD IO PAGE 9: Change C769,C763 to 12pf PAGE 10: Add board ID for SPK,CIR,TV PAGE 19: Change C731,C732 to 12pf PAGE 30: Add LAN IC PAGE 32: Change R638,R639,R640,R641,R642,R643,R644,R645 to bead PAGE 33: Change Card read to RTS5229 PAGE 34: Add R523 for PB_LED change to high active PAGE 34:Remove R411 for optimu PAGE 35: Change R499,R498,R505,R502 for LED brightness SPEC						1	1A						
								2	1A						
								3	1A						
								4	1A						
								5	1A						
								6	1A						
								7	1A						
								8	1A						
								9	1A						
								10	1A						
								11	1A						
								12	1A						
								13	1A						
			14	1A											
			15	1A											
			16	1A											
			17	1A											
			18	1A											
			19	1A											
			20	1A											
			21	1A											
			22	1A											
			23	1A											
			24	1A											
			25	1A											
			26	1A											
			27	1A											
			28	1A											
			29	1A											
			30	1A											
DOC NO. 20121217		PROJECT MODEL :		BDBD		APPROVED BY:				DATE:					
		PART NUMBER:				DRAWING BY:				REVISION:					
														Quanta Computer Inc.	
												PROJECT : BDBD		Rev 2A	
												Change list			
												Date: Monday, December 17, 2012		Sheet 49 of 49	