





02/20 DEL for Pre-ES1

CPU_CLK select(CLK)

02/20 DEL for Pre-ES1

	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus(CLK)






PROJECT : KL2D


Quanta Computer Inc.

Size	Document Number	Rev
	Clock Generator	1A
Date:	Saturday, July 24, 2010	Sheet 3 of 47

Sandy Bridge Processor (CLK,MISC,JTAG)




PEG x16 (UMA Non-stuff)



Processor pull-up(CPU)

+1.05V_VTT  10K 4 INT_eDP HPD_Q
+1.05V_VTT  24 9IF_4 eDP_COMP

eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms





 PROJECT : KL2D
Quanta Computer Inc.

Size	Document Number	Rev
	Sandy Bridge 1/4	1A
Date: Saturday, July 24, 2010	Sheet 4 of 47	

Sandy Bridge Processor (DDR3)

05




Sandy Bridge Processor (POWER)

Sandy Bridge Processor (GRAPHIC POWER)

CPU Core Power
SNB 45W:55A
 22uF x 32
 22uF x 3 (Non-stuff)


POWER



CPU VTT
SNB 45W:8.5A
 22uF x 10
 22uF x 6 (Non-stuff)

CPU VGT
SNB 45W:22A
 22uF x 12
 22uF x 4 (Reserved)

POWER



CPU VCCPL
SNB 45W:3A
 330uF/7mohm x 1
 10uF x 1
 1uF x 2

GRAPHICS

1.8V RAIL

SENSE LINES

VREF

DDR3 -1.5V RAILS

DDR3 -1.5V RAILS

DDR3 -1.5V RAILS



SA RAIL

MISC

CPU MCH
SNB 45W: 5A
 330uF/6mohm x 1
 10uF x 6

CPU SA
SNB 45W: 6A
 330uF/7mohm x 1
 10uF x 3

Layout note: need routing together and ALERT need between CLK and DATA



PROJECT : KL2D
Quanta Computer Inc.

Size: Document Number: Sandy Bridge 3/4
 Date: Saturday, July 24, 2010 Sheet: 6 of 47




The CFG signals have a default value of '1' if not terminated on the board.

CFG2 R190 1K/F₄



CFG4 R160 *1K/F₄

CFG7 R193




```
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```




U47C



System PWR_OK(CLG)



DPWROK FOR DSW





DDPC HPD_PU R218 10KJ 4 +3V
DDPD HPD_PU R559 10KJ 4

Follow PDG eDP disable guide

RTC Circuitry(RTC)






To Separate Codec Sync
by PD3




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V ₀ - R584 - 1KJ/J 4 - SPCR									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R608 - 1KJ/J 4 - PCI_GNT3# 10									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC - R311 - 330K/J 4 - PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		R606 - 1KJ/J 4 - BBS_BIT1 10 R591 - 1KJ/J 4 - BBS_BIT0									
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V_SS - R390 - 1KJ/J 4 - ACZ_SDOOUT_R									
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R566 - 2.2K/J 4 - DF_TVS 11 R570 - 4.7K/J 4 - H_SNIB_IVBBI									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R394 - 1KJ/J 4 - PLL_ODDV_EN 11.36									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_SS - R355 - 1KJ/J 4 - ACZ_SYNC_R									
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	ITPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V ₀ - R555 - 1KJ/J 4 - PCH_SPI_SI									
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										

Cougar Point-M (PCI-E,SMBUS,CLK)



The schematic diagram illustrates the DGPU Power ON circuit. It features a BC107 NPN transistor (Q27) configured as a switch. The base of the transistor is connected to the 18.44 GFIXON signal through a 10k resistor (R382). The emitter is grounded, and the collector is connected to a +3V supply through a 1k resistor (R380). The transistor's output is connected to the MAINON signal. A TC7SH68FU buffer (L22) is also shown, connected to the +3V supply and the MAINON signal.



PLTRST#(CLG)

3V_5S

C482 0.1uF 5V_4

PCI_PLTRST#

PLTRST#

U50 TC74VHC00


R508 10k

R509 10k



R510 4.7k

R511 4.7k

3V_5S




The diagram shows a logic circuit for GPU_RST#(CLG). It features an AND gate with two inputs: FILTER_T and GPU_HCKD_RST#. The output of the AND gate is connected to GPU_RST# through a 100K resistor. The circuit is powered by a 3.3V supply and includes a 0.1uF capacitor for decoupling. A 100K resistor is also connected to the output of the AND gate to ground.


[illegible]

Timing diagram for the QM25000 showing MB_CLK and MB_DATA signals. The diagram includes two signal traces, each with a 20.33.35.36 MHz clock input and a QM25000 output. The top trace shows MB_CLK and MB_ME1_CLK, and the bottom trace shows MB_DATA and MB_ME1_DAT. Both outputs are labeled QM25000. The diagram also includes a legend for the QM25000 and a table of signal names.


Signal Name	Signal Description
R000	MBU_4
R001	MBU_4
R002	MBU_4
R003	MBU_4
R004	MBU_4
R005	MBU_4
R006	MBU_4
R007	MBU_4
R008	MBU_4
R009	MBU_4
R010	MBU_4
R011	MBU_4
R012	MBU_4
R013	MBU_4
R014	MBU_4
R015	MBU_4
R016	MBU_4
R017	MBU_4
R018	MBU_4
R019	MBU_4
R020	MBU_4
R021	MBU_4
R022	MBU_4
R023	MBU_4
R024	MBU_4
R025	MBU_4
R026	MBU_4
R027	MBU_4
R028	MBU_4
R029	MBU_4
R030	MBU_4
R031	MBU_4
R032	MBU_4
R033	MBU_4
R034	MBU_4
R035	MBU_4
R036	MBU_4
R037	MBU_4
R038	MBU_4
R039	MBU_4
R040	MBU_4
R041	MBU_4
R042	MBU_4
R043	MBU_4
R044	MBU_4
R045	MBU_4
R046	MBU_4
R047	MBU_4
R048	MBU_4
R049	MBU_4
R050	MBU_4
R051	MBU_4
R052	MBU_4
R053	MBU_4
R054	MBU_4
R055	MBU_4
R056	MBU_4
R057	MBU_4
R058	MBU_4
R059	MBU_4
R060	MBU_4
R061	MBU_4
R062	MBU_4
R063	MBU_4
R064	MBU_4
R065	MBU_4
R066	MBU_4
R067	MBU_4
R068	MBU_4
R069	MBU_4
R070	MBU_4
R071	MBU_4
R072	MBU_4
R073	MBU_4
R074	MBU_4
R075	MBU_4
R076	MBU_4
R077	MBU_4
R078	MBU_4
R079	MBU_4
R080	MBU_4
R081	MBU_4
R082	MBU_4
R083	MBU_4
R084	MBU_4
R085	MBU_4
R086	MBU_4
R087	MBU_4
R088	MBU_4
R089	MBU_4
R090	MBU_4
R091	MBU_4
R092	MBU_4
R093	MBU_4
R094	MBU_4
R095	MBU_4
R096	MBU_4
R097	MBU_4
R098	MBU_4
R099	MBU_4
R100	MBU_4
R101	MBU_4
R102	MBU_4
R103	MBU_4
R104	MBU_4
R105	MBU_4
R106	MBU_4
R107	MBU_4
R108	MBU_4
R109	MBU_4
R110	MBU_4
R111	MBU_4
R112	MBU_4
R113	MBU_4
R114	MBU_4
R115	MBU_4
R116	MBU_4
R117	MBU_4
R118	MBU_4
R119	MBU_4
R120	MBU_4
R121	MBU_4
R122	MBU_4
R123	MBU_4
R124	MBU_4
R125	MBU_4
R126	MBU_4
R127	MBU_4
R128	MBU_4
R129	MBU_4
R130	MBU_4
R131	MBU_4
R132	MBU_4
R133	MBU_4
R134	MBU_4
R135	MBU_4
R136	MBU_4
R137	MBU_4
R138	MBU_4
R139	MBU_4
R140	MBU_4
R141	MBU_4
R142	MBU_4
R143	MBU_4
R144	MBU_4
R145	MBU_4
R146	MBU_4




Cougar Point (GPIO,VSS_NCTF,RSVD)




GPIO Pull-up/Pull-down (CLG)



Model	BOARD_ID2	BOARD_ID1	BOARD_ID0
Reserve	0	0	0
UMA	0	0	1
Muxless	0	1	0
Discrete	0	1	1
Reserve	1	0	0
Reserve	1	0	1
Reserve	1	1	0




SV_SET_UP
High = Strong (Default)



HOST_ALERT#1_R R607 1K/J 4


Intel ME Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default)
High = Enable

MFG-TEST



PROJECT : KL2D
Quanta Computer Inc.

Size Document Number
Cougar Point 4/6
Date: Saturday, July 24, 2010 Sheet 11 of 47 Rev 1A



FDI TERMINATION VOLTAGE OVERRIDE

LOW - Tx, Rx terminated to same voltage


DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)



BIOS RECOVERY

High = Disable (Default)
Low = Enable



Cougar Point-M (POWER)



IBEX PEAK-M (GND)






14




	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 4H type:DDR-C-2013289-204p		

Place these Caps near So-Dimm0.





15




PROJECT : KL2D
Quanta Computer Inc.


Size	Document Number	Rev
	DDRIII SO-DIMM-1	1A
Date:	Saturday, July 24, 2010	Sheet 15 of 47







!!!
For M96/92, DPx_VDD10 = 1.1V
For M97 DPx_VDD10 = 1.0V






THERMAL MONITOR







Placement has to be close to VRAM




Close to U4




Close to U44




Close to U4 & U44




Close to U3





Close to U41




Close to U3 & U41





Placement has to be close to VRAM




Close to U35

Close to U1

Close to U2

Close to U36




Close to U35 & U1


Close to U2 & U36




CRT SWITCH







Capilano Pro/Robson_M2




HDMI Hot-PLUG to EC and GPU




UMA Only / Muxless HDMI











ESD PROTECTION




LCDVCC




back light








SATA HDD Connector.




SATA ODD Connector.




USB + E-SATA




E-SATA RE-DRIVER





EN	B0	B1	FUNCTION
0	X	X	Standby
1	0	0	Standard SATA Output
1	1	0	Ch 0 Boost Output
1	0	1	Ch 1 Boost Output
1	1	1	Ch 0,1 Boost Output




USBX3




BLUETOOTH






Memory Card Power Supply





MiniCard WLA connector

Reserved for EMI




PCI-Express TX and RX direct to connector




MiniCard WWAN/SATA SSD connector





SIM Card CONN




FAN CONTROL




KEYBOARD




Touch pad




Backlight Keybaord Con.








MiniCard WLAN




MiniCard WWAN




Hole for PCH support




Hole for CPU support




VGA nut




PAD




Boundary Hole




ESD Mask Copper




Boundary Hole




HDD PAD





 PROJECT : KL2D Quanta Computer Inc.		Rev 1A
		Size Custom
Document Number HOLD & SKEW		
Date: Saturday, July 24, 2010		Sheet 37 of 47





















	VCCSA_SEL	VCCUA(+0.85V)
0	0	0.9V
0	1	0.8V





EC #	Page	Description	Part Affected