












AX1 INTEL UMA/DISCRETE SYSTEM DIAGRAM






CPU

GPU




PROJECT :AX1
Quanta Computer Inc.




	DIS	UMA
Ra	NA	0 ohm
Rb	0 ohm	NA
Rc	0 ohm	NA



AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



VCC_AWG_SENSE <4>
VSS_AWG_SENSE <4>
GFXVR_VID_0 <4>
GFXVR_VID_1 <4>
GFXVR_VID_2 <4>
GFXVR_VID_3 <4>
GFXVR_VID_4 <4>
GFXVR_VID_5 <4>
GFXVR_VID_6 <4>
GFX_VR_EN **Rc** **R426** **"4.7K 4"**
Rd **R427** **"10 4"** **GFXVR_EN** <4>
Rf **R196** **"10 4"** **GFXVR_DPRP_LDR** <4>
Rf **R195** **"1KJ 4"** **GFXVR_IMON** <4>
for SS



```
HFM_VID : Max 1.4V
LFM_VID : Min 0.65V
```




PROJECT :AX1
Quanta Computer Inc.

Size Custom	Document Number PROCESSER 3/4(POWER)	Rev 1A
Date: Thursday, December 03, 2009		Sheet 5 of 40


AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1



For Discrete only


CFG0 R155 ~3.01K NC
CFG3 R146 ~3.01K/F 4
CFG4 R144 ~3.01K NC
CFG7 R150 ~3.01K/F 4

CFG6[1:0] - PCI_Epress Configuration Select
* 11= 1 x 16 PEG
* 10= 2 x 8 PEG

PROJECT :AX1
Quanta Computer Inc.


Size Custom	Document Number PROCESSOR 4/4 (GND)	Rev 1A
Date: Thursday, November 12, 2009 Sheet 6 of 40		

IBEX PEAK-M (HDA,JTAG,SATA)



1205 The SATALED# signal is open-collector and requires a weak external pull-up (8.2 k to 10 k Ω) to +V3.3.


UMA HDMI signals




For AUDIO




For MDC



RTC




4M byte SPI ROM



UMA CRT, LVDS&HDMI signals

IBEX PEAK-M (LVDS,DDI)





Vendor	PN
Socket	DG008000031
WINBOND	AKE39ZPN00
MAX	AKE39FPN00




PROJECT :AX1
Quanta Computer Inc.

IBEX PEAK-M (GND)



IBEX PEAK-M (PCI-E,SMBUS,CLK)





<2,3,7,9,10,11,12,13,15,20,21,22,23,24,25,26,27,28,29,30,31,34,38> +1.05V
<2,3,7,9,10,11,12,13,15,20,21,22,23,24,25,26,27,28,29,30,31,34,38> +3V
<7,20,26,28,29,31,32,33,36,38,39,40> +3VPCU

PROJECT :AX1
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 2/5 (PCIE, SMBUS, CK)	1A

Date: Monday, November 30, 2009 | Sheet 8 of 40

IBEX PEAK-M (PCI,USB,NVRAM)




USB #0
USB #1




SI Modify

```
3 Change Port2 to Port4
Change Port4 to Port12
change Port5 to Port13
```


th





10




Board ID	ID0	ID1	ID2	ID3	ID4	ID5
UMA FF	0	0	0	0	0	0
UMA DF	0	0	0	0	1	0
DIS	0	0	0	0	0	1





<2,7,8,9,13,33,34,40> +1.05V
 <3,5,10,29,30,34,35,40> +1.05V_VTT
 <5,33,38> +1.8V
 <2,3,7,8,9,10,12,13,15,20,21,22,23,24,25,26,27,28,29,30,31,34,38> +3V
 <3,8,9,10,30,38> +3VSS
 <20,21,22,23,25,28,31,38> +5V
 <32,38> +5VSS




Place these Caps near So-Dimm0.
Some Projects replace 10UF 0805 by 4.7UF 0603
It can cost down 30%

Component	Value	Footprint
C162	10U/6.3V	6S
C124	10U/6.3V	6S
C88	10U/6.3V	6S
C179	10U/6.3V	6S
C192	10U/6.3V	6S
C221	10U/6.3V	6S
C87	0.1U/10V	4
C180	0.1U/10V	4
C122	0.1U/10V	4
C158	0.1U/10V	4
C209	0.1U/10V	4
C99	0.047U/10V	2
C199	0.047U/10V	2
C339	1U/6.3V	4
C345	1U/6.3V	4
C346	1U/6.3V	4
C338	1U/6.3V	4
C331	10U/6.3V	8
C347	10U/6.3V	8
C342	10U/6.3V	6S
C348	0.047U/10V	2
C329	0.047U/10V	2
C27	0.1U/10V	4
C29	2.2U/6.3V	6
C330	2.2U/6.3V	6
C325	0.1U/10V	4
C669	0.047U/10V	2
C265	0.1U/10V	4
C282	2.2U/6.3V	6
C268	0.047U/10V	2



PROJECT :AX1
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DDR3 DIMM-0	1A




Date: Thursday, November 12, 2009 | Sheet 12 of 40



The schematic diagram shows a 12V battery pack composed of two 6V cells in series. The top cell is labeled "10U/6.3V 6S" and the bottom cell is labeled "2.2U/6.3V 6". The pack is connected to a +1.5V/SUS terminal and a +3V terminal. The +1.5V/SUS terminal is connected to a network of resistors (C194, C96, C125, C185, C200, C155, C120, C159, C89, C175, C101) and a capacitor (C210). The +3V terminal is connected to a network of resistors (C326, C324, C673) and a capacitor (C673).







Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 10K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG2(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD AUD[1] AUD[0]	GENERICC HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 11

AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET


H2SYNC	GENERICC
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPIO21_BB_EN	



PROJECT :AX1
Quanta Computer Inc.

Size Custom	Document Number M93_GND / LVDS / Straps	Rev 1A
Date: Thursday, November 12, 2009	Sheet 16 of 40	

17



VDDC--Dedicated core power, provides power to the internal logic. 0.9 V - 1.2 V ($\pm 5\%$)

PCIE_VDDC--PCI-E
Digital Power
Supply (Either 1.0
V or 1.1 V) 1.0 V
-5% to 1.1 V +5%



PROJECT :AX1
Quanta Computer Inc.

Size Custom	Document Number M93_Power_and_NC	Rev 1A
Date: Tuesday, November 10, 2009		Sheet 17 of 40

<19> VMA_ODT0 VMA ODT0
<19> VMA_ODT1 VMA ODT1
<19> VMA_RAS0# VMA RAS0#
<19> VMA_RAS1# VMA RAS1#
<19> VMA_CAS0# VMA CAS0#
<19> VMA_CAS1# VMA CAS1#
<19> VMA_WE0# VMA WE0#
<19> VMA_WE1# VMA WE1#
<19> VMA_CS0# VMA CS0#
<19> VMA_CS1# VMA CS1#


<19> VMA_CKE0 VMA CKE0
<19> VMA_CKE1 VMA CKE1
<19> VMA_CLK0 VMA CLK0
<19> VMA_CLK0# VMA CLK0#
<19> VMA_CLK1 VMA CLK1
<19> VMA_CLK1# VMA CLK1#

<19> VMA_WDQS[7..0] VMA WDQS[7..0]
<19> VMA_RDQS[7..0] VMA RDQS[7..0]
<19> VMA_DM[7..0] VMA DM[7..0]
<19> VMA_DQ[63..0] VMA DQ[63..0]
<19> VMA_MA[13..0] VMA MA[13..0]

<19> VMA_BA0 VMA BA0
<19> VMA_BA1 VMA BA1
<19> VMA_BA2 VMA BA2

support 16bit
VRAM (64M X 16)

DIVIDER RESISTORS	DDR2/DDR3	GDDR3
MVREF TO 1.8V (Rd)	40.2R	40.2R
MVREF TO GND (Re)	100R	100R



Note 1 :Do not Install for M9X-S2/S3, Install 240 Ohms 0.5% Resistor for PARK-S3.
Note 2 :For M9X-S2/S3, J8 Pin Connect to VSS through 240 Ohms(0.5%) resistor.
For Park-S3, J8 Pin Connect to VSS through 150 Ohms(1%) resistor for DPC_CALR
Note 3 :For M9X-92/93, K7 Pin (NC_MEM_CALRP1) is Not connected.
For PARK-S3, K7 Pin (TESTEN#2) connect to TEST_EN Signal At AF24

VMA DQ0 K27
VMA DQ1 J29
VMA DQ2 H30
VMA DQ3 H32
VMA DQ4 G29
VMA DQ5 F28
VMA DQ6 F32
VMA DQ7 F30
VMA DQ8 C30
VMA DQ9 E27
VMA DQ10 A28
VMA DQ11 C28
VMA DQ12 E27
VMA DQ13 G26
VMA DQ14 D26
VMA DQ15 F25
VMA DQ16 A25
VMA DQ17 C25
VMA DQ18 E25
VMA DQ19 D24
VMA DQ20 E23
VMA DQ21 F23
VMA DQ22 D22
VMA DQ23 E21
VMA DQ24 E21
VMA DQ25 D20
VMA DQ26 F19
VMA DQ27 A19
VMA DQ28 D18
VMA DQ29 F17
VMA DQ30 A17
VMA DQ31 C17
VMA DQ32 E17
VMA DQ33 D16
VMA DQ34 F15
VMA DQ35 A15
VMA DQ36 D14
VMA DQ37 F13
VMA DQ38 A13
VMA DQ39 C13
VMA DQ40 E11
VMA DQ41 A11
VMA DQ42 C11
VMA DQ43 F11
VMA DQ44 A9
VMA DQ45 C9
VMA DQ46 F9
VMA DQ47 D8
VMA DQ48 E7
VMA DQ49 A7
VMA DQ50 C7
VMA DQ51 F7
VMA DQ52 A5
VMA DQ53 E5
VMA DQ54 C3
VMA DQ55 F1
VMA DQ56 G7
VMA DQ57 G6
VMA DQ58 G1
VMA DQ59 G3
VMA DQ60 J6
VMA DQ61 J1
VMA DQ62 J3
VMA DQ63 J5

MEMORY INTERFACE

MAA_0 K17
MAA_1 J20
MAA_2 H23
MAA_3 G23
MAA_4 G24
MAA_5 H24
MAA_6 J19
MAA_7 K19
MAA_8 J14
MAA_9 K14
MAA_10 J11
MAA_11 J13
MAA_12 H11
MAA_13/BA2 G11
MAA_14/BA0 J16
MAA_15/BA1 L15

DQMA_0 E32
DQMA_1 E30
DQMA_2 A21
DQMA_3 C21
DQMA_4 E13
DQMA_5 D12
DQMA_6 E3
DQMA_7 F4

RDQSA_0 H28
RDQSA_1 C27
RDQSA_2 A23
RDQSA_3 E19
RDQSA_4 E15
RDQSA_5 D10
RDQSA_6 D6
RDQSA_7 G5

WDQSA_0 H27
WDQSA_1 A27
WDQSA_2 C23
WDQSA_3 C19
WDQSA_4 C15
WDQSA_5 E9
WDQSA_6 C5
WDQSA_7 H4

ODTA0 L18
ODTA1 K16

CLKA0 H26
CLKA0B H25

CLKA1 G9
CLKA1B H9

RASA0B G22
RASA1B G17

CASA0B G19
CASA1B G16

CSA0B_0 H22
CSA0B_1 J22

CSA1B_0 G13
CSA1B_1 K13

CKEA0 K20
CKEA1 J17

WEA0B G25
WEA1B H10

PX_EN AB16
RSVD#2 G14
RSVD#3 G20

MEM_CALRNO J25
NC_TESTEN#2 K7

MEM_CALRP1/DPC_CALR J8
NC_MEM_CALRP0 K25

DRAM_RST L10
CLKTESTA K8
CLKTESTB L7

PARK

For PARK-S3 only

For M9X-S2/S3, J8 Pin Connect to VSS through 240 Ohms(0.5%) resistor.

For Park-S3, J8 Pin Connect to VSS through 150 Ohms(1%) resistor for DPC_CALR

For M9X-92/93, K7 Pin (NC_MEM_CALRP1) is Not connected.

For PARK-S3, K7 Pin (TESTEN#2) connect to TEST_EN Signal At AF24

For PARK-S3 only
For M9X-S2/S3 with
DDR3: this pin is
not in use.


Designator	M9X-S2 and M93-S3	Park-S3
Ra	NC	10K
Rb	0R/Short	680R
Rc	2.2K	NC
Ca	2.2nF	68pF




PROJECT :AX1
Quanta Computer Inc.

Size Custom	Document Number M93_MEM_Interface	Rev 1A
Date: Thursday, November 12, 2009	Sheet 18	of 40


512MB DDR3








LID Switch



CAMERA



1. If LCD connector near GPU, then place these series Resistors near GPU
2. If LCD connector near PCH, then place these series Resistors near PCH




PROJECT :AX1
Quanta Computer Inc.

Size	Document Number	Rev
Custom	LCD CONN/LID/CAM	1A
Date:	Thursday, November 12, 2009	Sheet 20 of 40

Signals		PDT	CHR	PIM
PC1	Ra	NC	NC	NC
HDMI_CFG0	Rb	NC	NC	NC
HDMI_CFG1	Rc	4.7K	NC	NC
REXT	Rd	499	1.2K	4.7K
PC1	Re	NC	4.7K	4.7K
HDMI_OE#	Rf	NC	4.7K	NC
PC0	Rg	4.7K	4.7K	4.7K

9/16 : PIM: need use ALP411S000 or ALP411S004 for capella
 CHR : need Na R1182, add R1027 for capella

Vendor:PDT P/N:AL008101000
 Vendor:CHR P/N:AL007318002
 Vendor:PIM P/N:ALP411S004




PV2 modify, close to U5




EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB

SCL/SDA Low-level input/output Voltage
 CFG1:CFG0=0:0 VIL:<0.4V VOL:0.6V (Default)
 CFG1:CFG0=0:1 VIL:<0.36V VOL:0.55V
 CFG1:CFG0=1:0 VIL:<0.44V VOL:0.65V
 CFG1:CFG0=1:1 VIL:<0.36V VOL:0.6V

For UMA HDMI function




FOR UMA ONLY
 FROM LEVEL SHIFTER




FOR DISCRETE ONLY
 FROM M93/PARK

PLACE CLOSE HDMI CONN




FOR DISCRETE ONLY




DISCRETE HDMI I2C SELECT
 Close to HDMI Connector



FOR DISCRETE ONLY





UMA & DISCRETE HDMI HPD SENSE




PV EMI request






CRT PORT




FOR UMA




FOR DISCRETE



CPU FAN




DFHD03MR008




30 MIL


G995 layout notice




SATA HDD CONNECTOR




PV modify




SATA ODD CONNECTOR




PV modify



SI Add




High : ODD power down
Low : ODD power on



PROJECT :AX1
Quanta Computer Inc.

Size	Document Number	Rev
Custom	HDD/ODD/FAN	1A
Date: Thursday, November 12, 2009	Sheet 23 of 40	

PU for internal CLK input
Unstuff for external XTAL(12MHZ)



Note:

SD/MMC	MS	XD
SP0		XD_CD#
SP1	SD_WP	
SP2	SD_CD#	
SP3	SD_CD#	XD D4
SP4	SD_DAT1	XD D5
SP5	MS_BS	XD D3
SP6	MS_D1	XD D2
SP7	SD_DAT0	XD D6
SP8	SD_DAT7	XD D2
SP9	MS_INS#	
SP10	SD_DAT6	XD D7
SP11	SD_CLK	MS_SCLK
SP12	SD_DAT5	XD D0
SP13	SD_DAT4	XD_WP#
SP14	SD_DAT3	XD R/B#
SP15	SD_DAT2	XD WE#
SP16	SD_DAT2	XD RE#
SP17		XD ALE
SP18		XD CE#
SP19		XD CLE


5 IN1 CARD-READER (PUSH-PUSH)

Support SD/SD PRO/MMC/MS/MS PRO/XD Cards



PROJECT :AX1
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Card Reader RTS5159	1A
Date: Monday, November 30, 2009	Sheet 24 of 40	



26



The image displays three circuit diagrams for USB power management, each featuring a USB-C to USB-A adapter and a 2A current limit. The diagrams are labeled with component values and pin numbers.


Top Diagram (2A): This diagram shows a USB-C to USB-A adapter with a 2A current limit. The USB-C connector is labeled with pins 1 (GND), 2 (+5V USBP0), 3 (GND), 4 (+5V USBP0), 5 (GND), 6 (+5V USBP0), 7 (GND), 8 (+5V USBP0), 9 (GND), 10 (+5V USBP0), 11 (GND), 12 (+5V USBP0), 13 (GND), 14 (+5V USBP0), 15 (GND), 16 (+5V USBP0), 17 (GND), 18 (+5V USBP0), 19 (GND), 20 (+5V USBP0), 21 (GND), 22 (+5V USBP0), 23 (GND), 24 (+5V USBP0), 25 (GND), 26 (+5V USBP0), 27 (GND), 28 (+5V USBP0), 29 (GND), 30 (+5V USBP0), 31 (GND), 32 (+5V USBP0), 33 (GND), 34 (+5V USBP0), 35 (GND), 36 (+5V USBP0), 37 (GND), 38 (+5V USBP0), 39 (GND), 40 (+5V USBP0), 41 (GND), 42 (+5V USBP0), 43 (GND), 44 (+5V USBP0), 45 (GND), 46 (+5V USBP0), 47 (GND), 48 (+5V USBP0), 49 (GND), 50 (+5V USBP0), 51 (GND), 52 (+5V USBP0), 53 (GND), 54 (+5V USBP0), 55 (GND), 56 (+5V USBP0), 57 (GND), 58 (+5V USBP0), 59 (GND), 60 (+5V USBP0), 61 (GND), 62 (+5V USBP0), 63 (GND), 64 (+5V USBP0), 65 (GND), 66 (+5V USBP0), 67 (GND), 68 (+5V USBP0), 69 (GND), 70 (+5V USBP0), 71 (GND), 72 (+5V USBP0), 73 (GND), 74 (+5V USBP0), 75 (GND), 76 (+5V USBP0), 77 (GND), 78 (+5V USBP0), 79 (GND), 80 (+5V USBP0), 81 (GND), 82 (+5V USBP0), 83 (GND), 84 (+5V USBP0), 85 (GND), 86 (+5V USBP0), 87 (GND), 88 (+5V USBP0), 89 (GND), 90 (+5V USBP0), 91 (GND), 92 (+5V USBP0), 93 (GND), 94 (+5V USBP0), 95 (GND), 96 (+5V USBP0), 97 (GND), 98 (+5V USBP0), 99 (GND), 100 (+5V USBP0).

Middle Diagram (1A): This diagram shows a USB-C to USB-A adapter with a 1A current limit. The USB-C connector is labeled with pins 1 (GND), 2 (+5V USBP0), 3 (GND), 4 (+5V USBP0), 5 (GND), 6 (+5V USBP0), 7 (GND), 8 (+5V USBP0), 9 (GND), 10 (+5V USBP0), 11 (GND), 12 (+5V USBP0), 13 (GND), 14 (+5V USBP0), 15 (GND), 16 (+5V USBP0), 17 (GND), 18 (+5V USBP0), 19 (GND), 20 (+5V USBP0), 21 (GND), 22 (+5V USBP0), 23 (GND), 24 (+5V USBP0), 25 (GND), 26 (+5V USBP0), 27 (GND), 28 (+5V USBP0), 29 (GND), 30 (+5V USBP0), 31 (GND), 32 (+5V USBP0), 33 (GND), 34 (+5V USBP0), 35 (GND), 36 (+5V USBP0), 37 (GND), 38 (+5V USBP0), 39 (GND), 40 (+5V USBP0), 41 (GND), 42 (+5V USBP0), 43 (GND), 44 (+5V USBP0), 45 (GND), 46 (+5V USBP0), 47 (GND), 48 (+5V USBP0), 49 (GND), 50 (+5V USBP0), 51 (GND), 52 (+5V USBP0), 53 (GND), 54 (+5V USBP0), 55 (GND), 56 (+5V USBP0), 57 (GND), 58 (+5V USBP0), 59 (GND), 60 (+5V USBP0), 61 (GND), 62 (+5V USBP0), 63 (GND), 64 (+5V USBP0), 65 (GND), 66 (+5V USBP0), 67 (GND), 68 (+5V USBP0), 69 (GND), 70 (+5V USBP0), 71 (GND), 72 (+5V USBP0), 73 (GND), 74 (+5V USBP0), 75 (GND), 76 (+5V USBP0), 77 (GND), 78 (+5V USBP0), 79 (GND), 80 (+5V USBP0), 81 (GND), 82 (+5V USBP0), 83 (GND), 84 (+5V USBP0), 85 (GND), 86 (+5V USBP0), 87 (GND), 88 (+5V USBP0), 89 (GND), 90 (+5V USBP0), 91 (GND), 92 (+5V USBP0), 93 (GND), 94 (+5V USBP0), 95 (GND), 96 (+5V USBP0), 97 (GND), 98 (+5V USBP0), 99 (GND), 100 (+5V USBP0).

Bottom Diagram (1A): This diagram shows a USB-C to USB-A adapter with a 1A current limit. The USB-C connector is labeled with pins 1 (GND), 2 (+5V USBP0), 3 (GND), 4 (+5V USBP0), 5 (GND), 6 (+5V USBP0), 7 (GND), 8 (+5V USBP0), 9 (GND), 10 (+5V USBP0), 11 (GND), 12 (+5V USBP0), 13 (GND), 14 (+5V USBP0), 15 (GND), 16 (+5V USBP0), 17 (GND), 18 (+5V USBP0), 19 (GND), 20 (+5V USBP0), 21 (GND), 22 (+5V USBP0), 23 (GND), 24 (+5V USBP0), 25 (GND), 26 (+5V USBP0), 27 (GND), 28 (+5V USBP0), 29 (GND), 30 (+5V USBP0), 31 (GND), 32 (+5V USBP0), 33 (GND), 34 (+5V USBP0), 35 (GND), 36 (+5V USBP0), 37 (GND), 38 (+5V USBP0), 39 (GND), 40 (+5V USBP0), 41 (GND), 42 (+5V USBP0), 43 (GND), 44 (+5V USBP0), 45 (GND), 46 (+5V USBP0), 47 (GND), 48 (+5V USBP0), 49 (GND), 50 (+5V USBP0), 51 (GND), 52 (+5V USBP0), 53 (GND), 54 (+5V USBP0), 55 (GND), 56 (+5V USBP0), 57 (GND), 58 (+5V USBP0), 59 (GND), 60 (+5V USBP0), 61 (GND), 62 (+5V USBP0), 63 (GND), 64 (+5V USBP0), 65 (GND), 66 (+5V USBP0), 67 (GND), 68 (+5V USBP0), 69 (GND), 70 (+5V USBP0), 71 (GND), 72 (+5V USBP0), 73 (GND), 74 (+5V USBP0), 75 (GND), 76 (+5V USBP0), 77 (GND), 78 (+5V USBP0), 79 (GND), 80 (+5V USBP0), 81 (GND), 82 (+5V USBP0), 83 (GND), 84 (+5V USBP0), 85 (GND), 86 (+5V USBP0), 87 (GND), 88 (+5V USBP0), 89 (GND), 90 (+5V USBP0), 91 (GND), 92 (+5V USBP0), 93 (GND), 94 (+5V USBP0), 95 (GND), 96 (+5V USBP0), 97 (GND), 98 (+5V USBP0), 99 (GND), 100 (+5V USBP0).


[illegible]

Line out




SA_A# -->EXT Ear Phone

SA_B# -->EXT MIC


MIC

PROJECT :AX1
Quanta Computer Inc.







Size Custom	Document Number USB/BT/Modem/Audio Jack	Rev 1A
Date: Monday, November 30, 2009		Sheet 26 of 40




Transformer for 10/100



Lan Con.





POWER BOTTON CONNECT




1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND

KEYBOARD Con.




KEYBOARD PULL-UP




28



SI Modify





TOUCH PAD Con.







To TOUCH PAD SW board









Reserve for BSDL




31




DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+15V_ALW

+5V +/- 5%
Countinue current:6A
Peak current :8A
OCp minimum :10A


+3.3V +/- 5%
Countinue current:5A
Peak current:6A
OCp minimum 7.5A




NTC need place under CPU Socket
CPU Thermal protection at 90 +/-3 degrec




EMI request



	PROJECT :AX1	
	Quanta Computer Inc.	
Size Custom	Document Number +5V/+3V (RT8206B)	Rev 1A
Date: Thursday, November 12, 2009 Sheet 32 of 40		








VGA Core


36

+VGACORE +/- 5%
Countinue current:8A
Peak current:10.5A
OCP minimum 12A


	PWRCNTL0	PWRCNTL1	V-CORE
L	0	0	0.9V
M	0	1	0.95V
H	1	0	1.05V
TBD	1	1	NA



+1.8V +/- 5%
Countinue current:1.2A
Peak current:3A




+1.5V +/- 5%
Countinue current:6A
Peak current:12A
OCp minimum 15A



Discrete Only

+1.1V +/- 5%
Countinue current:2A
Peak current:3A



PROJECT :AX1
Quanta Computer Inc.

Size Custom	Document Number DDR3 (RT8207)	Rev 1A
Date: Thursday, December 03, 2009 Sheet 37 of 40		

