


PCB STACK UP



LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : SGND2
LAYER 8 : BOT

04-- 0402 footprint
06-- 0603 footprint
08-- 0805 footprint
12-- 1206 footprint
F-- 1% tolerance


AT3 BLOCK DIAGRAM

01






internal have
already build-in
33ohm damping
resistor





0=overclocking
of CPU and
SRC Allowed



1 = overclocking
of CPU and SRC
not Allowed



0=UMA
1 = External VGA



CPU Clock select



SI-1 modify
(add in
UMA BOM)

form ICS FAE
recommend (default is
Hi)

FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

CGCLK_SEL = FCTSEL1

FCTSEL1 (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	SRCT1/LCDT_100	SRCT1/LCDT_100
1 = External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS



PROJECT : AT3
Quantia Computer Inc.

Size Custom Document Number
CLOCK GENERATOR
Date: Tuesday, January 09, 2007 Sheet 2 of 48

Rev 1A



PROJECT : AT3
Quanta Computer Inc.





Size Custom	Document Number CLOCK GENERATOR	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 3 of 48


ICCODE:
for Merom processors
recommended design
target is 44A





ICCP:
1.before vccore stable
peak current is 4.5A
2.after vccore stable
continue current is
2.5A

ICCA 130mA

Layout Note:
Place C105 near PIN
B26.







H_D#0	E2	H_D#_0
H_D#1	G2	H_D#_1
H_D#2	G7	H_D#_2
H_D#3	M6	H_D#_3
H_D#4	H7	H_D#_4
H_D#5	H3	H_D#_5
H_D#6	G4	H_D#_6
H_D#7	F3	H_D#_7
H_D#8	N8	H_D#_8
H_D#9	H2	H_D#_9
H_D#10	M10	H_D#_10
H_D#11	N12	H_D#_11
H_D#12	N9	H_D#_12
H_D#13	H5	H_D#_13
H_D#14	P13	H_D#_14
H_D#15	K9	H_D#_15
H_D#16	M2	H_D#_16
H_D#17	W10	H_D#_17
H_D#18	Y8	H_D#_18
H_D#19	V4	H_D#_19
H_D#20	M3	H_D#_20
H_D#21	J1	H_D#_21
H_D#22	N5	H_D#_22
H_D#23	N3	H_D#_23
H_D#24	W6	H_D#_24
H_D#25	W5	H_D#_25
H_D#26	N2	H_D#_26
H_D#27	Y7	H_D#_27
H_D#28	Y9	H_D#_28
H_D#29	P4	H_D#_29
H_D#30	W3	H_D#_30
H_D#31	N1	H_D#_31
H_D#32	AD12	H_D#_32
H_D#33	AE3	H_D#_33
H_D#34	AD9	H_D#_34
H_D#35	AC9	H_D#_35
H_D#36	AC7	H_D#_36
H_D#37	AC14	H_D#_37
H_D#38	AD11	H_D#_38
H_D#39	AC11	H_D#_39
H_D#40	AB2	H_D#_40
H_D#41	AD7	H_D#_41
H_D#42	AB1	H_D#_42
H_D#43	Y3	H_D#_43
H_D#44	AC6	H_D#_44
H_D#45	AE2	H_D#_45
H_D#46	AC5	H_D#_46
H_D#47	AG3	H_D#_47
H_D#48	AJ9	H_D#_48
H_D#49	AH8	H_D#_49
H_D#50	AJ14	H_D#_50
H_D#51	AE9	H_D#_51
H_D#52	AE11	H_D#_52
H_D#53	AH12	H_D#_53
H_D#54	AJ5	H_D#_54
H_D#55	AH5	H_D#_55
H_D#56	AJ6	H_D#_56
H_D#57	AE7	H_D#_57
H_D#58	AJ7	H_D#_58
H_D#59	AJ2	H_D#_59
H_D#60	AE5	H_D#_60
H_D#61	AJ3	H_D#_61
H_D#62	AH2	H_D#_62
H_D#63	AH13	H_D#_63

HOST

H_A#_3	J13	H_A#3
H_A#_4	B11	H_A#4
H_A#_5	C11	H_A#5
H_A#_6	M11	H_A#6
H_A#_7	C15	H_A#7
H_A#_8	F16	H_A#8
H_A#_9	L13	H_A#9
H_A#_10	G17	H_A#10
H_A#_11	C14	H_A#11
H_A#_12	K16	H_A#12
H_A#_13	B13	H_A#13
H_A#_14	L18	H_A#14
H_A#_15	J17	H_A#15
H_A#_16	B14	H_A#16
H_A#_17	K19	H_A#17
H_A#_18	P15	H_A#18
H_A#_19	B17	H_A#19
H_A#_20	B16	H_A#20
H_A#_21	H20	H_A#21
H_A#_22	L19	H_A#22
H_A#_23	D17	H_A#23
H_A#_24	M17	H_A#24
H_A#_25	N16	H_A#25
H_A#_26	J19	H_A#26
H_A#_27	B18	H_A#27
H_A#_28	E19	H_A#28
H_A#_29	B17	H_A#29
H_A#_30	B15	H_A#30
H_A#_31	E17	H_A#31
H_A#_32	C18	H_A#32
H_A#_33	A19	H_A#33
H_A#_34	B19	H_A#34
H_A#_35	N19	H_A#35

H_ADS#	G12	H_ADS# 3
H_ADSTB#_0	H17	H_ADSTB#0 3
H_ADSTB#_1	G20	H_ADSTB#1 3
H_BNR#	C8	H_BNR# 3
H_BPR#	E8	H_BPR# 3
H_BREQ#	E12	H_BREQ# 3
H_DEFER#	D6	H_DEFER# 3
H_DBSY#	C10	H_DBSY# 3
HPLL_CLK	AM5	CLK_MCH_BCLK 2
HPLL_CLK#	AM7	CLK_MCH_BCLK# 2
H_DPWR#	H8	H_DPWR# 3
H_DRDY#	K7	H_DRDY# 3
H_HIT#	E4	H_HIT# 3
H_HITM#	C6	H_HITM# 3
H_LOCK#	G10	H_LOCK# 3
H_TRDY#	B7	H_TRDY# 3

H_DINV#_0	K5	H_DINV#0 3
H_DINV#_1	L2	H_DINV#1 3
H_DINV#_2	AD13	H_DINV#2 3
H_DINV#_3	AE13	H_DINV#3 3

H_DSTBN#_0	M7	H_DSTBN#0 3
H_DSTBN#_1	K3	H_DSTBN#1 3
H_DSTBN#_2	AD2	H_DSTBN#2 3
H_DSTBN#_3	AH11	H_DSTBN#3 3

H_DSTBP#_0	L7	H_DSTBP#0 3
H_DSTBP#_1	K2	H_DSTBP#1 3
H_DSTBP#_2	AC2	H_DSTBP#2 3
H_DSTBP#_3	AJ10	H_DSTBP#3 3


H_REQ#_0	M14	H_REQ#0 3
H_REQ#_1	E13	H_REQ#1 3
H_REQ#_2	A11	H_REQ#2 3
H_REQ#_3	H13	H_REQ#3 3
H_REQ#_4	B12	H_REQ#4 3


H_RS#_0	E12	H_RS#0 3
H_RS#_1	D7	H_RS#1 3
H_RS#_2	D8	H_RS#2 3




PROJECT : AT3
Quanta Computer Inc.


Size Custom	Document Number Crestline (HOST)	Rev 1A
Date: Tuesday, January 09, 2007	Sheet 6 of 48	







GMCH 1.05V	current(A)	Remark
VCC Core	1.573	(1.3A for external
VCC_AXG	7.7	65K integrated Gfx
VCC_AXD	0.2	
VTT	0.85	FSB VCCP
VCC_PEG	1.2	for PCIEG
VCC_AXM	0.54	for IAMT function
VCCR_RX_DMI	0.25	DMI
SUM	12.313	



CRT/TV Disable/Enable guideline





External VGA with EV@part, Internal VGA with IV@ part

Ball	Enable	Disable	Ball	Enable	Disable
VCCA_CRT_DAC	3.3V	GND	VCCA_TV_C_DAC	3.3V	GND
VCCD_CRT	1.5V	GND	VCCD_TV_DAC	1.5V	1.5V
VCCD_QDAC	1.5V	GND	VCCA_DAC_BG	3.3V	GND
VCCA_TV_A_DAC	3.3V	GND	VSS_DAC_BG	GND	GND
VCCA_TV_B_DAC	3.3V	GND	VCCSYNC	3.3V	GND

LVDS Disable/Enable guideline


External VGA with EV@part, Internal VGA with IV@ part

Signal	If SDVO Disable LVDS Disable	If LVDS enable
VCCD_LVDS	GND	1.8V
VCCA_LVDS	GND	1.8V
VCC_TX_LVDS	GND	1.8V



All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal
CFG[17:3] Have internal Pull-up
CFG[18:19] Have internal Pull-down
Any CFG signal strapping option not list below should be left NC Pin



Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port




DDRII DUAL CHANNEL A, B.

13




DDRII A CHANNEL




DDRII B CHANNEL



Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM





ROM_TYPE0[0:1] register can be remove
due to from nvidia HANK recommend
need to reserve or cancel



3V


R535 *10K/04 ROM_TYPE1 R536 *10K/04 ROM_TYPE1
R545 *10K/04 VIPD10 R541 *10K/04 ROM_TYPE0
R135 *10K/04 MIOBD0 R94 *10K/04 RAM_CFG0
R564 *10K/04 MIOBD1 R565 *10K/04 RAM_CFG1
R134 *10K/04 MIOBD8 R113 *10K/04 RAM_CFG2
R133 *10K/04 MIOBD9 R112 *10K/04 RAM_CFG3
VIPD4 R540 *2K/04 PCI_DEVICE0
PCI_DEVICE[3:0] VIPD5 R543 *2K/04 PCI_DEVICE1
Default are VIPD3 R544 *2K/04 PCI_DEVICE2
"0", can remove
pull down
resistor from
nvidia HANK
recommend
VIPD11 R102 *2K/04 PCI_DEVICE3
G73 AD3 R538 *2K/04 PCI_DEVICE3
R125 *2K/04 MIOAHSYNC SLOT_CLOCK_CFG
R561 *2K/04 MIOAD1 SUB_VENDOR
SHARE M/B SYSTEM BIOS, SUB VENDOR
ID NEED PULL DOWN .









10V/04





RAM_CFG[3:0]	DESCRIPTION	Vendor
0000	DDR2 16Mx16x4, 64bit, 128MB	Elpida
0001	DDR2 16Mx16x4, 64bit, 128MB	Samsung
0010	DDR2 16Mx16x4, 64bit, 128MB	Infineon
0011	DDR2 16Mx16x4, 64bit, 128MB	Hynix
0100	Reserved	
0101	DDR2 32Mx16x4, 64bit, 256MB	Samsung
0110	DDR2 32Mx16x4, 64bit, 256MB	Infineon
0111	DDR2 32Mx16x4, 64bit, 256MB	Hynix
1000	DDR2 16Mx16x2, 32bit, 64MB	Elpida
1001	DDR2 16Mx16x2, 32bit, 64MB	Samsung
1010	DDR2 16Mx16x2, 32bit, 64MB	Infineon
1011	DDR2 16Mx16x2, 32bit, 64MB	Hynix
others	Reserved	

RAM_CFG[3:0]	DESCRIPTION	Vendor
0000	DDR2 16Mx16x8, 128bit, 256MB	Elpida
0001	DDR2 16Mx16x8, 128bit, 256MB	Samsung
0010	DDR2 16Mx16x8, 128bit, 256MB	Infineon
0011	DDR2 16Mx16x8, 128bit, 256MB	Hynix
0100	Reserved	
0101	DDR2 32Mx16x8, 128bit, 512MB	Samsung
0110	DDR2 32Mx16x8, 128bit, 512MB	Infineon
0111	DDR2 32Mx16x8, 128bit, 512MB	Hynix
1000	DDR2 16Mx16x4, 64bit, 128MB	Elpida
1001	DDR2 16Mx16x4, 64bit, 128MB	Samsung
1010	DDR2 16Mx16x4, 64bit, 128MB	Infineon
1011	DDR2 16Mx16x4, 64bit, 128MB	Hynix
1100	Reserved	
1101	DDR2 32Mx16x4, 64bit, 256MB	Samsung
1110	DDR2 32Mx16x4, 64bit, 256MB	Infineon
1111	DDR2 32Mx16x4, 64bit, 256MB	Hynix









17 VMC_DQ[63..0] 

17 VMC_DM[7..0] 

17 VMC_WDQS[7..0] 





17 VMC_RDQS[7..0] 


256Mb : AKD5JGAT^05
512Mb : AKD59G-T^01



PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number NVG73M VREM-2(GDDR2 BGA84)	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 19 of 48







MINI CARD PCI-E

EXPRESS CARD (NEW CARD)

MINI CARD PCI-E

PCI-E
S1-Z Add
for
support
RBS0N
card

PCIE-LAN



CHECK LIST suggest pull up 10k

A16 SWAP Override strap

PCI_GNT#3	Low = A16 swap override enabled High = Default
-----------	---

GNT3# R332 *1K


ICH8 Boot BIOS select

PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC

SPI CS1# R337 *1K

GNT0# R331 *1K

PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE#,INTF#	RICOH832
REQ1# / GNT1#	AD22	INTC#,INTD#	MINI PCI for debug



Don't connect to PCI device / Express card





PROJECT : AT3
Quanta Computer Inc.



Size	Custom
------	--------

m	Document Number ICH7-M M PCI E(2/4)
---	--





	Rev 1A
--	-----------









27












PROJECT : AT3 Quanta Computer Inc.

Size Custom	Document Number Azalia CONEXANT20549-12	Rev 1A
Date: Tuesday, January 09, 2007	Sheet 29 of 48	

**AUDIO AMPLIFIER****PCSPK BEEP****LINE OUT Amplifier**

PROJECT : AT3
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
	JACK/AMP_TAP0312	
Date: Tuesday, January 09, 2007	Sheet 30 of 48	






DESIGN SUBJECT TO CHANGE

SILICON LABORATORIES CONFIDENTIAL


CD-ROM





SATA_1 CONNECTOR




USBX2




USB 0




USB 1



USBX1




USB CAMERA CONNECT





PROJECT : AT3
Quanta Computer Inc.

Size	Document Number	Rev
Custom	SATA HDD/CD-ROM/USBX3	1A
Date:	Tuesday, January 09, 2007	Sheet 32 of 48



T : Stuffed for RTL8111B(10/100/1000)


E : Stuffed for 8101E(10/100)



Power domain chart

	RTL8111B / RTL8101E
LANVCC	3.3V
LAN_D1.8	1.8V
LAN_A1.8	1.8V
LAN_D1.5	1.5V


	Q1	Q3
RTL8111B	Need	Need
RTL8101E	N/A	N/A




PROJECT : AT3
Quanta Computer Inc.

Size A3	Document Number LAN POWER	Rev 1A
Date: Tuesday, January 09, 2007	Sheet 34 of 48	


SATA_2 CONNECTOR
For 17"W Second HDD




NEWCARD








BLUETOOTH







SI-2 modified for fix s3 not support wireless LED







KEYBOARD PULL-UP



PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
NBS/RD1/HW2	LED/KEYBOARD/SW	
Date: Tuesday, January 09, 2007	Sheet 36 of 48	




R291 4.7k

SI-1 DEL R209, R210, R218, R219, R220

MY2 R208 *10KΩ










MY3 R212 *0Ω

SI-2 modified
remove ISA
BIOS





Size Custom	Document Number KB3920/ROM/TP	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 37 of 48


CABLE DOCK



FAN




Mini PCI-E Card 1 WLAN




Mini PCI-E Card 2 WWAN(W/SIM)


WWAN -- have 2.8A 7W power consumption
power pin 24,39,41
GND pin 37,43
need to be careful power rail

SI-2 modified
(BOM remove C589)



MINI PCI TYPE III SLOT





DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+12V_ALW




5 Volt +/- 5%
Countinue current:8A
Peak current:11A
OCP minimum 13A


Place these CAPs
close to FETs

Place these CAPs
close to FETs

3.3 Volt +/- 5%
Countinue current:5A
Peak current:7.5A
OCP minimum 10A

Max Power Consumption 1.6W







1.1 Volt +/- 5%
 Countinue current:11A
 Peak current:13.5A
 OCP minimum 17A

to external
 VGA core
 power


(16.25A)

V_PWRCNTL	NVIDIA G3
HI	1.0V
LO	1.1V




PROJECT : AT3
 Quanta Computer Inc.

Size Custom	Document Number VGACORE (MAX1993)	Rev 1A
Date: Tuesday, January 09, 2007	Sheet 45 of 48	





For Discrete Only



PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number DDR11 1.8VSUS/SMDDR_VTERM	Rev 1A
Date: Tuesday, January 09, 2007	Sheet 46 of 48	





PROJECT : AT3
Quanta Computer Inc.

Size B	Document Number KB3926	Rev 1A
Date: Tuesday, January 09, 2007		
Sheet 48 of 48		