

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : SGND2
LAYER 8 : BOT

Cable Docking

TV_OUT
VGA
RJ-45
CIR/Pwr btn
SPDIF Out
Stereo MIC
Headphone Jack
USB Port
VOL Cntr

PG 31

VAULE DEFINE


A=0603,B=0805,C=1206,F=1%,
OTHER IS 0402
V=Y5V,U=Y5U,R=X5R,S=X6S,
X=X7R,G=COG,O=NPO

EXAMPLE

10R=10ohm(0402)
10A=10ohm(0603)
10B=10ohm(0805)
10C=10ohm(1206)
10F=10ohm(0402 and 1%)

EXAMPLE

0.1U/16V/R=0.1U/16V/X5R(0402)
0.47UA/10V/X=0.47U/10V/X7R(0603)
10UB/10V/U=10U/10V/Y5U(0805)



ARES/ARTEMIS Block Diagram MV - PHASE

PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD21	INTA#,INTB#	RICOH832




PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number BLOCK DIAGRAM	Rev MV
Date: Tuesday, August 21, 2007	Sheet 1 of 40	




HT_RXCTL1/HT_RXCL#1 MUST <1.5" FROM CPU PIN



TEST PU/PL MUST FOLLOW ERRATTU 133
REVISION GUIDE FROM
AMD NPT 0Fh CPU



ROUTE TRACES 80ohm DIFF
IMPEDENCE 8/5/20 SPACING




If AMD SI is not used SID can be left, SIC 300ohm to VSS.



KEEP TRACE RESISTOR <0.6" FROM CPU
AND TRACE TO AC CAP <1.25"


**CPUIDVID1 PU REQUIRED FOR
COMPATIBILITY WITH FUTURE CPU**

CPU THERMAL SENSOR & CONTROL



HT LINK CONTROL LEVEL SHIFTER


MUST KEEP LOW DURING S3-S5 TO MEET HT IO LINK SPEC



FOLLOW AMD AND NVIDIA RECOMMEND 0904


OVER TEMP CONTROL

PLACE CLOSE CPU
SI MODIFY 1219



CPU OR THERM IC THERMTRIP TO
SHUTDOWN SYS FROM MCP67

CPU PROCHOT INPUT FROM THERMAL IC OR SODIMM SENSOR




NEED TO CONFIRM NVIDIA FOR
THE USAGE CONNECTION TO SB




PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number CPU (HT_IF,CTL)	Rev MV
Date: Tuesday, August 21, 2007	Sheet 2 of 40	




Tolerance is +-10%

TRACE FROM CAP TO CPU MUST BE LESS THAN 1200MILS MAX NECKDOWN TO & FROM CAPS IS 500MILS





Tolerance is +-10%

TRACE FROM CAP TO CPU MUST BE LESS THAN 1200MILS MAX NECKDOWN TO & FROM CAPS IS 500MILS



M_VREF : W = 20MIL AND SPACE = 20MIL





1.8VSUS [2,4,5,6,32,36,37]



PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number CPU (MEM I/F)	Rev MV
Date: Tuesday, August 21, 2007	Sheet 3 of 40	



Close DDR2 socket

3V


C520 0.1U/16V/V

C483 2.2UA/6.3V/R











3V 3V

C507 2.2UA/6.3V/R


C463 0.1U/16V/V



LOCATION	MCP67M (UMA)	MCP67D (DISCRETE)
Ra Ca	124 1% 0.01UF	NC NC
Rb Cb	124 1% 0.01UF	NC NC
Rc Cc Re	1K 1% 0.01UF 22K	NC NC NC
Rd Cd Rf Rg Rh	1K 1% 0.1UF 10K 10K 6.2K	NC NC NC NC NC



C51D SUPPORT PCI-E LANE REVERSE



IF NOT USED NB8X, LEAVE NC

[12] CLK_PCIE_VGA# Rb R649 22R PE0_REFCLK_P R29
[12] CLK_PCIE_VGA# Rc R648 22R PE0_REFCLK_N R30

DB2 MODIFY

[NEW CARD]




[MINI CARD]





[MINI CARD]



DB2 MODIFY



PE0_PSRNTX1#/DDC_CLK1
PE0_PSRNTX4#/DDC_DATA1
PE0_PSRNTX8#/EXP_EN
PE0_PSRNTX16#



[NEW CARD]

[MINI CARD]


[MINI CARD]

DB2 MODIFY


MV MODIFY 0423

DB2 MODIFY 1025

Ra,Rb IF NOT USED : LEAVE NC (INTERNAL PU)



CLOCK BYPASS





PROJECT : AT1
Quanta Computer Inc.


Size Custom	Document Number MCP67 (PCI-E_I/F)	Rev MV
Date: Tuesday, August 21, 2007	Sheet 7 of 40	


[2,5,6,8,9,10,11,12,13,14,15,18,19,21,22,23,26,27,28,29,30,31,32,33,36,38]

PCI/LPC PULL-UP




CLOCK BYPASS





10/100 - GIAG LAN STUFF OPTION


09



MODIFY 0824

	10/100	GIGA
Ra	0R	22R
Rb	0R	22R
Rc	0R	22R
Rd	0R	22R
Re	0R	22R
Rf	0R	22R
Rg	0R	22R
Rh	0R	22R

USB PULL-DOWN



MCP67 STRAPPING


HDA RESET# (LAN)	
0	MIL
1	RGMIU (DEFAULT)

HDA SDOUT R (LFRAM1# (BIOS))	
00	LPC (DEFAULT)
01	PCI BIOS
10	SPI BIOS
11	RESERVED (SPI)


MCP SPKR (Boot MODE)	
0	USER TABLE (DEFAULT)
1	SAFE TABLE

HDA SYNC R (SIO CLOCK)	
0	14.318MHz (DEFAULT)
1	24MHz


SPI DO, SPI CLK (SPI CLOCK)	
00	31MHz
01	42MHz
10	25MHz
11	1MHz



RTC



BATTERY HOLDER TYPE	
CNa	USED BATTERY 2P CONNECTOR
CNb	USED BATTERY HOLDER




PROJECT : AT1


Quanta Computer Inc.


Size	Document Number	Rev
Custom	MCP67 (LAN,HDA,USB,ATA,RTC)	MV
Date:	Tuesday, August 21, 2007	Sheet 9 of 40


MCP67 POWER PLANE/GND & BYPASS


11













	PROJECT : AT1 Quanta Computer Inc.
---	--


Size Custom	Document Number NV_NB8M VRAM-2(GDDR2 BGA84)	Re M
Date: Tuesday, August 21, 2007	Sheet 17 of 40	





LCD CONNECTOR




HDMI PORT







CRT PORT





NB8X & MCP67M DIFFERENCE		
LOCATION	NB8X (DISCRETE)	MCP67M (UMA)
Ra Rb	2.2K NC	NC 2.2K
Rc Rd	2.2K NC	NC 2.2K




3V
5V



[2,5,6,7,8,9,10,11,12,13,14,15,18,21,22,23,26,27,28,29,30,31,32,33,36,38]
[13,18,22,23,25,26,27,28,29,31,32,33,36,38]



FILTER FOR HDTV



TV_OUT










Diagram illustrating the wiring connections for the C100F9-110A4-L LED strip light. The connections are as follows:

- Pin 1:** LAN YLED
- Pin 2:** LAN YLED#
- Pin 3:** +LAN MX0
- Pin 4:** -LAN MX0
- Pin 5:** +LAN MX1
- Pin 6:** -LAN MX1
- Pin 7:** +LAN MX2
- Pin 8:** -LAN MX2
- Pin 9:** +LAN MX3
- Pin 10:** -LAN MX3
- Pin 11:** LAN GLED
- Pin 12:** LAN GLED#
- Pin 13:** TIP RING
- Pin 14:** TIP RING
- Pin 15:** LED_YEL_P
- Pin 16:** LED_YEL_N
- Pin 17:** GND
- Pin 18:** GND
- Pin 19:** MX0
- Pin 20:** MX1
- Pin 21:** MX2
- Pin 22:** MX2
- Pin 23:** MX1
- Pin 24:** MX3
- Pin 25:** GND
- Pin 26:** LED_GRE_P
- Pin 27:** LED_GRE_N
- Pin 28:** TIP RING



SD_CDZ [22]

MS_CDZ [22]

PCI_PME# [8]

R827 10K





Q23 *2N7002E

3V


SI MODIFY 1212

PROJECT : AT1
Ouanta Computer Inc.


Size Custom	Document Number R5C832V00,1394 PORT	
Date: Tuesday, August 21, 2007	Sheet 21 of 40	




4 IN1 CARD READER XD,MMC/SD,MS/MP





Note: Need to add WP# and CD# pad for Proconn



2ND SOURCE







* NOT INSTALL FOR 2ND SOURCE CO-LAYOUT USED



15.4" & 17" AND DISCRETE & UMA		
HOLE	STATUS	NUT
HOLEa	DISCRETE	NUT-VGA-MBAT8002
	15" & 17"	NC
HOLEb	DISCRETE	NUT-VGA-MBAT8002
	UMA 15"	NUT-VGA-MBAT8002
	UMA 17"	NC
HOLEc	15.4"	NUT-MINI-MBAT8004
HOLED	17"	NUT-MINI-FBAT9035


SCREW HOLE



[2,5,6,7,8,9,10,11,12,13,14,15,18,19,21,23,26,27,28,29,30,31,32,33,36,38]
[13,18,19,23,25,26,27,28,29,31,32,33,36,38]

VDDIO is used in determining which HD Audio bus voltage is present on the system. When VDDIO is +1.5V, the device will use 1.5v signaling on the HDA interface pins; when VDDIO is +3.3v, the device will use 3.3v signaling on the HDA interface pins.

For associated Line Side Device portion of this design see Conexant RD02-D450 reference schematic



R819 AT1/2 ADD
ATLS NC
R818 ATSA add
4.7K

INTERNAL SPEAKERS







HEADPHONE & DOCKING

INTERNAL MIC

EXTERNAL MIC


DOCKING EXTERNAL MIC

RA FOR ATLS only



Revision History


REV	Description	Date
0	Initial Release	April 26, 2005
4		



PROJECT : AT1
Quanta Computer Inc.


Size Custom	Document Number MODEM(DAA)_CX20548-S	Rev MV
Date: Tuesday, August 21, 2007	Sheet 24 of 40	

AUDIO AMPLIFIER




0312 Gain Table


GAIN0	GAIN1	SE/BTL	AV(INV)
0	0	0	6dB
0	1	0	10dB
1	0	0	15.6dB
1	1	0	21.6dB
x	x	1	4.1dB




INT. SPEAKER




PCSPK BEEP





CD-ROM




USB DIP CONNECTOR X 2



SATA_1 CONNECTOR

For 17"W Second HDD
SATA_2 CONNECTOR



USB WIRE TO DC BOARD X 1




PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number SATA HDDx2,CD-ROM,USBx3	Rev MV
Date: Tuesday, August 21, 2007	Sheet 26	of 40



Mini PCI-E Card 1 WLAN



Mini PCI-E Card 2
(WWAN/SIM)
FOR 15.4" ONLY (RESERVE)



No need to stuff.



FOR KBC DEBUG


The diagram shows a 5V supply connected to a resistor R491, which is then connected to the PWR_LED# pin of a component labeled [29.30.31]. The MBATLED0# pin of the same component is connected to a resistor R492, which is then connected to the 5V supply.

5V — R491 — PWR_LED# [29.30.31]
[29.30.31] MBATLED0# — R492 — 5V


[7] PCIE_TXP2 — R803 — *0R PCIE_TXP2
[7] PCIE_TXN2 — R804 — *0R PCIE_TXN2

[7] PCIE_RXP2 — R805 — *0R PCIE_RXP2
[7] PCIE_RXN2 — R806 — *0R PCIE_RXN2


DB2 MODIFY FORWLAN




SI MODIFY 1213 FOR WLAN




FINGER PRINT





CAMERA





BLUETOOTH







NEW CARD



TPM (1.2)



[illegible][illegible]

FOR LED DRIVEING ISSUE	
STUFF	Rc,Qa,Qb,LEDc
NC	Rd




PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number KB,FAN,LED,SW (PWR,QLB,LED)	Rev MV
Date: Tuesday, August 21, 2007		Sheet 29 of 40

EC - KB3920

30






DB2 MODIFY



IF USED KB3920 : Ra stuff 0 ohm

IF USED KB3920 : Ra leave NC


MY0	47	TP_TEST: Clock Test Mode Low: Test Mode. HIGH: *32kHz clock in normal tuning	MY2	49	TP_SPI: Default flash access Low: Boot from SPI flash part HIGH: *Boot from ISA flash part
MY1	48	TP_PLL: DPLL Test Mode Low: Test Mode. HIGH: *Normal operation	MY3	50	TP_ISP: In System Programming Mode Low: ISP mode HIGH: *Normal Mode



PROJECT : AT1
Quanta Computer Inc.





Size Custom	Document Number KB3920_SPI_ROM	Rev MV
Date: Tuesday, August 21, 2007	Sheet 30 of 40	

3V [2,5,6,7,8,9,10,11,12,13,14,15,18,19,21,22,23,26,27,28,29,31,32,33,36,38]
3V_S5 [6,9,10,11,20,28,32,33,37]
3VPCU [9,14,18,28,29,31,33,34,35]
5VSUS [18,26,28,31,32,33,37]




DISCHARGE



SI POWER MODIFY



C:For 1.8V power sequence.



LAN_POWER (WOL FUNCTION)		
POWER STATES	AC MODE	DC MODE
S4 / S5	OFF	OFF
S3	ON	OFF
S0	ON	ON



- CPU_CORE [4,38]
- 1.2V_S5 [10,11,35]
- 1.5V [27,28,31,36]
- 1.5V [11,13,15,16,17,37]
- 1.8V [2,3,4,5,6,36,37]
- 1.8VSUS [2,13,36]
- 2.5V [20,33]
- LANVCC [2,5,6,7,8,9,10,11,12,13,14,15,18,19,21,22,23,26,27,28,29,30,31,33,36,38]
- 3V [27,28,29,33]
- 3V_S5 [8,9,10,11,20,28,30,33,37]
- 5V [13,18,19,22,23,25,26,27,28,29,31,33,36,38]
- 5VSUS [18,26,28,30,31,33,37]
- +12V_ALW [10,18,33]
- VIN [18,31,33,34,35,36,37,38]

DC/DC 3VPCU/ 5VPCU/ +12V_ALW

33

5 Volt +/- 5%

5VPCU
C/C:8A
P/C:10A


$V_{out}=0.7(Ra+Rb)/Rb$
Rb around 49.9k

$I_{lim} * MOSFET(R_{DS(on)}) = V_{ILIM}(mV) / 10$
 $V_{ILIM}(mV) = 5uA * R_{ILIM}$

TOPN: OUT1/OUT2
GND=400KHz/500KHz
REF = 400KHz /300KHz
VCC5=200KHz/300KHz

Place these CAPS
close to FETs

3.3 Volt +/- 5%
3VPCU
C/C:8A
P/C:10A




Adapter
19V/3.4A/65W
19V/4.75A/90W



From Docking CNN

AT1: UN;AT2:install

Battery 6/8/12cell
MAX8724


34







MCP67D DISCRETET	MCP67M UMA	RESERVE
Ra	Rd	Rc
Rb	Rf	Rg
Ri		Rh
Qa		Rj

	MCP67D DISCRTET	MCP67M UMA
R2	78.7K	49.9K
VGA_CORE	1.15V	1.2V







Size Custom	Document Number MAX8774 (CPU_CORE)	Rev MV
Date: Tuesday, August 21, 2007		Sheet 38 of 40