

01

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : SVCC
LAYER 5 : IN2
LAYER 6 : IN3
LAYER 7 : SGND
LAYER 8 : BOT

Cable Docking

VGA
RJ-45
CIR/Pwr btn
SPDIF Out
Stereo MIC
Headphone Jack
USB Port
VOL Cntr


PAGE 38

SYSTEM CHARGER ISL6251AHAZ-T
PAGE 39SYSTEM POWER ISL6237IRZ-T
PAGE 40DDR II SMDDR_VTERM
1.8V/1.8VSUS(TPS51116REGR)
PAGE 44



VCCP +1.5V AND GMCH
1.05V(RT8204) PAGE 44


VGACORE(1.025V)Oz8118


CPU CORE ISL6266A PAGE 42





















PROJECT : UT6
Quanta Computer Inc.


Size	Document Number	Rev
Custom	Cantiga Power 5/5	E3A
Date: Wednesday, August 06, 2008	Sheet 9 of 46	



DDRII DUAL CHANNEL A, B.






11

DDRII A CHANNEL




Layout note: Place one cap close to every 2 pullup resistors terminated to SMDR_VTERM

DDRII B CHANNEL




PROJECT : QT6
Quanta Computer Inc.




Size Custom	Document Number DDR2 termination	Rev E3A
Date: Wednesday, August 06, 2008	Sheet 11 of 46	



PROJECT : UT6
Quanta Computer Inc.

Size Custom	Document Number NV9X (PCIE I/F) 1/5	Rev E3A
Date: Wednesday, August 06, 2008	Sheet 12 of 46	








Figure 10 is a schematic diagram of the G9x Straps. It shows two 2x2 resistor networks. The top network has resistors R549 (5K/F_4), R561 (4.99K/F_4), R566 (2K/F_4), and R546 (45.3K/F_4). The bottom network has resistors R562 (4.99K/F_4), R585 (15K/F_4), R515 (45.3K/F_4), and R514 (10K/F_4). Inputs on the left are ROM_SI, ROM_SO, ROM_SCLK, STRAP0, STRAP1, and STRAP2. Power pins on the right are +3V and GND.



JTAG TMS	R496	10K/F 4
JTAG TRST#	R498	10K/F 4
YGA OV1#	R180	10K/F 4
ALERT	R172	10K/F 4
I2CE SCL G	R567	2.2K 4
I2CE SDA G	R200	2.2K 4
JTAG TCK	R497	10K/F 4
JTAG TRST#	R499	10K/F 4
DPST_PVM	R524	10K/F 4

Widvia suggest:
Pull low 10KΩ for R95, R7 & R525

1000
0010
XXXX
XXXX
0001
1111

CS33572FB13 RES CHIP 35.7K 1/16W +-1%(0402)



NVVDD Decoupling



Follow Design Guide DG-03276-001 4.7uFx3
and 0.47x10 uF instead of 0.1uF x10




NB9M: VGACORE +0.90V (Normal) , +1.09V

power up sequence




PROJECT : UT6
Quanta Computer Inc.

Size	Document Number	Rev
Custom	NV9X (POWER & GND) 5/5	E3A
Date: Wednesday, August 06, 2008	Sheet 16 of 46	




For DB:
NB9P : AKD59G-T502(Samsung,32M*16)
NB9M : AKD5FG-TW31(Hynix,32M*16)
AKD5FG-T^03(Qimonda 32M*16)

256Mb : AKD5JGAT^05
512Mb : AKD59G-T^01






NB9P-GE2/NB9P-GS/NB9M: 50% FBVDD
NB9M-GE:50%, R133 (1K)



VRAM Vendor

NB9M-GE 1 3

NB9P-GS 2




- | | | | |
|---|-------------|--|---------|
| 3 | AKD5FG-T501 | IC SDRAM(84P) K4N51163QG-HC25(FBGA) | Samsung |
| 2 | AKD5FG-T*03 | IC SDRAM(84P)HYB18T512161B2F-25(TFBGA) | Qimonda |
| 1 | AKD5FG-TW31 | IC SDRAM(84P) HY5PS121621CFP-25(FBGA) | Hynix |




PROJECT : UT6
Quanta Computer Inc.

Size	Document Number	Rev
Custom	NV9X VRAM-2(GDDR2 BGA84)	E3A
Date:	Wednesday, August 06, 2008	Sheet 18 of 46


- OPTION SIGNAL FROM NB FOR UMA VGA



OPTION SIGNAL FROM Nvidia to VGA




07/14 (PV2) Change footprint for PE require.





+5V  +LOGO_PWR

0090 use 100 ohm and must change back to 75ohm



Nvidia suggest:
Pull low 10KR for R95, R7 & R525






SI modified

De l CN7,R88,C115
Remove Logo light2



PROJECT : UT6
Quanta Computer Inc.

Size B	Document Number LCD CONN/Lid function	Rev E3
Date: Wednesday, August 06, 2008		Sheet 19 of 46





Signal	Pin	Signal	Pin
[37] PCIE_RXN0		PCIE_RXN0	N29
[37] PCIE_RXP0		PCIE_RXP0	N28
[37] PCIE_TXN0	C757	PCIE_TXN0 C	P27
[37] PCIE_TXP0	C758	PCIE_TXP0 C	P26

[32]	PCIE_RXN1_LAN			L29	F
[32]	PCIE_RXP1_LAN			L28	F
[32]	PCIE_TXN1_LAN	C759	.1U/10V 4	PCIE_TXN1_C	M27
[32]	PCIE_TXP1_LAN	C760	.1U/10V 4	PCIE_TXP1_C	M26

07/09 (PV2) Del C761,C762, add TP98, TP99 for no support ROBSON card.

[37]	PCIE_RXN4		PCIE_RXN4	G29
[37]	PCIE_RXP4		PCIE_RXP4	G28
[37]	PCIE_TXN4	C763	PCIE_TXN4 C	H27
[37]	PCIE_TXP4	C764	PCIE_TXP4 C	H26

[26]	PCIE_RXN5		PCIE_RXN5	E29
[26]	PCIE_RXP5		PCIE_RXP5	E28
[26]	PCIE_TXN5	C756	PCIE_TXN5 C	F27
[26]	PCIE_TXP5	C767	PCIE_TXP5 C	F26

D) 

Pin	Signal	Connector
[34] PCIE_RXN6	PCIE_RXN6	C29
[34] PCIE_RXP6	PCIE_RXP6	C28
[34] PCIE_TXN6	PCIE_TXN6 C	D27
[34] PCIE_TXP6	PCIE_TXP6 C	D26

Pin connection diagram for the ICH9M Rev 1.0 USB controller. The diagram shows connections for USB pins (N4-N11, P3-P5) to USBPn and USBPm pins (A2-A7, W1-W7, U1-U2). It also shows USBRBIS and USBRBIS# connections to AG2 and AG1C pins. A dashed blue line separates the USB pins from the USBPn and USBPm pins.

USB Pin	USB Pin Label	USBPn Pin	USBPm Pin
USB OC#0	N4	USBPnA2	USBPmW5
USB OC#1	N5	USBPnW5	USBPmW6
USB OC#2	N6	USBPnW6	USBPmW7
USB OC#3	N7	USBPnV3	USBPmU1
USB OC#4	N8	USBPnU1	USBPmU2
USB OC#5	N2	USBPnW1	USBPmW2
USB OC#6	M4	USBPnW2	USBPmW3
USB OC#7	M3	USBPnV2	USBPmU5
USB OC#8	N1	USBPnU5	USBPmU4
USB OC#9	N1	USBPnU4	USBPmU1
USB OC#10	P3	USBPnU1	USBPmU2
USB OC#11	P5	USBPnU2	USBPmU1

USB RBIS connections:

- USBRBIS to AG2
- USBRBIS# to AG1C

ICH9M Rev 1.0

PCI

REQ0#	G1	REQ0#	
GNT0#	G4	GNT0#	
REQ1#/GPIO50	B6	REQ1#	GNT0# [21]
GNT1#/GPIO51	A7	GNT1#	
REQ2#/GPIO52	F3	REQ2#	TP91
GNT2#/GPIO53	F12	GNT2#	TP54
REQ3#/GPIO54	E6	REQ3#	
GNT3#/GPIO55	F6	GNT3#	GNT3# [21]

PC1

GPIO#	REQ1#	REQ2#	GNT1#	GNT2#	GNT3#
B6	REQ1#				
A7		REQ2#	TP91		
F13				GNT2#	
F12					TP54
E6				REQ3#	
F6				GNT3#	

GPIO#

GNT3#

[21]

GNT1#/GPIO51
 REQ2#/GPIO52
 GNT2#/GPIO53
 REQ3#/GPIO54
 GNT3#/GPIO55

F13 REQ2# TP91
 F12 GNT2#
 E6 REQ3# TP54
 F6 GNT3# GNT3# [21]

GNT2#/GPIO53 F12 GNT2# TP54
 REQ3#/GPIO54 E6 REQ3#
 GNT3#/GPIO55 F6 GNT3# GNT3# [21]

GNT3#/GPIO55 Fb GNT3# GNT3# [21]

C/BE0# 08 X
C/BE1# 04 X
C/BE2# 06 X
C/BE3# 05 X

IRDY# 03 IRDY#
PAR F3 X
PCIRST# R1 X
DEVSEL# C6 DEVSSEL#
PERR# E4 PERR#
LOCK# C2 LOCK#
PLOCK# 14 SERR#

C/BE2# D6
 C/BE3# A5
 IRDY# D3
 PAR E3
 PCIRST# R1
 DEVSEL# C6
 PERR# E4
 PLOCK# C2
 J4 SERR#

CBES#
 IRDY#
 PAR
 PCIRST#
 DEVSEL#
 PERR#
 LOCK#
 PLOCK#
 D3
 E3
 R1
 C6
 E4
 C2
 J4
 IRDY#
 DEVSSEL#
 PERR#
 LOCK#
 SERR#

IRDY# E3
PAR R1
PCIRST# C6
DEVSEL# E4
PERR# E4
PLOCK# C2
SCDR# J4

PCIRST# C6 DEVSEL#
DEVSEL# C6 PERR#
PERR# E4 LOCK#
PLOCK# C2 SERR#
SERR# J4 SERR# [35]

PERR# E4 PERR#
PLOCK# C2 LOCK#
SERR# J4 SERR# [25]

SERR# C14 SERR# SERR# [35]
 STOP# A4 STOP#
 TRDY# C5 TRDY#
 FRAME# D7 FRAME#
 PLTRST# C14 PLT_RST-R# [6]
 PCICLK D4 PCLK_I# [2]
 PME# R2 PCI PME#

Timing diagram for PLTRST# and PCCLK signals. The diagram shows PLTRST# (blue) and PCCLK (blue) signals. PCCLK has two outputs: C14 and D4. C14 is connected to PLT_RST-R# (red) and D4 is connected to PCLK_ICH [2] (red). The signals are shown as horizontal lines with labels and connections.

PLTRST#
PCICLK
PME#

C14
D4
R2

PLT_RST-R# [6]
PCLK_ICH [2]

PCI_PME#

PLRST#
 PCICLK
 PME#

D4
 R2

PCL_PME#
 PCL_RST-R# [0]
 PCLK_ICH [2]

Year	PME#
1990	10
1991	15
1992	20
1993	25
1994	30
1995	35
1996	40
1997	45
1998	50
1999	55
2000	85

Interrupt I/F

Pin	Signal
H4	INT#
K6	INTF#
F2	INTG#
G2	INTH#

INTH#

Interrupt I/F

Pin	Signal
H4	INT#
K6	INTF#
E2	INTG#
G2	INTH#


[28]

PIRQH#/GPIO5  G2  INTG#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT#  INT# INT#


PIRQH#/GPIO5 G2 INTH# INTH# [28]

The diagrams show the following connections:

- RP58:**
 - Pin 6 (INTH#) to +3V
 - Pin 7 (INTA#) to +3V
 - Pin 8 (INTE#) to +3V
 - Pin 9 (SERR#) to +3V
 - Pin 10 to +3V
 - Pin 5 to REQ0#
 - Pin 4 to INTB#
 - Pin 3 to INTG#
 - Pin 2 to INTG#
 - Pin 1 to INTG#
- RP54:**
 - Pin 6 (STOP#) to +3V
 - Pin 7 (REQ1#) to +3V
 - Pin 8 (REQ2#) to +3V
 - Pin 9 (DEVSEL#) to +3V
 - Pin 10 to +3V
 - Pin 5 to TRDY#
 - Pin 4 to INTD#
 - Pin 3 to REQ3#
 - Pin 2 to FRAME#
 - Pin 1 to FRAME#
- RP57:**
 - Pin 6 (LOCK#) to +3V
 - Pin 7 (INTF#) to +3V
 - Pin 8 (PERR#) to +3V
 - Pin 9 (IRDY#) to +3V
 - Pin 10 to +3V
 - Pin 5 to +3V
 - Pin 4 to +3V
 - Pin 3 to +3V
 - Pin 2 to +3V
 - Pin 1 to +3V
- RP59:**
 - Pin 6 (USB_OC#10) to +3V5S
 - Pin 7 (USB_OC#4) to +3V5S
 - Pin 8 (USB_OC#5) to +3V5S
 - Pin 9 (USB_OC#11) to +3V5S
 - Pin 10 to +3V5S
 - Pin 5 to USB_OC#0
 - Pin 4 to USB_OC#1
 - Pin 3 to USB_OC#7
 - Pin 2 to USB_OC#6
 - Pin 1 to USB_OC#6



ICH9M REV 1.0




Board ID 0: 1-->Discrete, 0-->UMA
Board ID 1: 1-->18.4", 0-->16.0"
Board ID 2: 1-->MXM, 0-->non-MXM
Board ID 3: 1-->HDX, 0-->non-HDX
Board ID 4
Board ID 5




Size Custom	Document Number ICH9-M GPIO 3/4	Rev E3A
Date: Wednesday, August 06, 2008		Sheet 23 of 46

Delete JMB 385




Close to CN34




	SD/MMC	MS	XD
MDIO0	SD DAT0	MS D0	XD D0
MDIO1	SD DAT1	MS D1	XD D1
MDIO2	SD DAT2	MS D2	XD D2
MDIO3	SD DAT3	MS D3	XD D3
MDIO4	SD CMD	MS BS	XD WE#
MDIO5	SD CLK	MS SCLK	XD CE#
MDIO6	SD WP		XD WP#
MDIO7			XD CLE
MDIO8	SD DAT4		XD D4
MDIO9	SD DAT5		XD D5
MDIO10	SD DAT6		XD D6
MDIO11	SD DAT7		XD D7
MDIO12			XD RE#
MDIO13			XD RB#
MDIO14			XD ALE
CR1 LEDN	SD1 LED#	MS1 LED#	XD LED#
CR1 PCTLN	SD1 PCTL#	MS1 PCTL#	XD1 PCTL#
CR1 CD0	SD1 CD#		XD CV#
CR1 CD1		MS1 CD#	XD CD#

5 IN1 CARD READER XD, MMC/SD, MS/MSP




SI modified Footprint: "4in1-72700327123-43p-L"


7/16 (PV2) Delete net for ICT.



2ND SOURCE



SI modified Footprint: "7IN1-R015-B11-LM-42P-L"



PROJECT : UT6
Quanta Computer Inc.


Size Custom Document Number CardReader SOCKET Rev E3A
Date: Wednesday, August 06, 2008 Sheet 25 of 46




05/12 (PV) FOR
EMI Solution



AUDIO AMPLIFIER

28




Accelerometer Sensor






MODEL	UT6	UT7
R316	60.4K/F_6	40.2K/F_6
R319	60.4K/F_6	40.2K/F_6
R330	60.4K/F_6	80.6K/F_6
R314	60.4K/F_6	80.6K/F_6
C509	0.027U/25V_6	0.022U/50V_6
C510	0.027U/25V_6	0.022U/50V_6
C529	0.027U/25V_6	0.039U/16V_6
C543	0.027U/25V_6	0.039U/16V_6




Sub-Woofer power




```
Del HP_GND to GND
Del R307,R315
```


Delete L1003



SATA_2 CONNECTOR




M/B Screw Hole




delete all PAD & change screw footprint


07/14 (PV2) Delete H16,H17 for no support ROBSON card.



05/19 (PV) FOR M/E
recommend for UT7 BAT NUT





SI modified LED3,4,6 change type 朝上 2 pin



07/09 (PV2) Add
R703,R704,R705,
remove Q21,Q22,Q25,Q26,
R391,R393, C627,C639
for HP LED SPEC change.



LED PWR CONTROL



PROJECT : UT6
Quanta Computer Inc.



Size Custom	Document Number LED & 2nd HDD & Hole	Rev E3
Date: Wednesday, August 06, 2008		Sheet 30 of 46

BLUETOOTH




USBX1 and E-SATA


31




USB CAMERA /DIGITAL MIC CONNECT




USB fingerprint CON



1. ESD GND
2. SYSTEM GND
3. USB-
4. USB+
5. USB PWR(+3V)





QT6 modified




PROJECT : UT6
Quanta Computer Inc.


Size	Document Number	Rev
Custom	BT/WC/FT/TS/ESATA/USB	E3A
Date: Wednesday, August 06, 2008	Sheet 31 of 46	




```
if ISOLATEB pin
pull-low, the LAN
chip will not drive
it's PCI-E outputs
( excluding
PCIE_WAKE# pin )
```




AL08111C001 IC CTRL(64P) RTL8111C-VB-GR(QFN)







SATA CD-ROM















SATA_1 CONNECTOR







NEWCARD

NEWCARD (PCIEXPRESS*1 + USB*1)










POWER BOTTOM CONNECT

SI modified For EMI




CAP SW CONNECT






Change CN3 to BL123-09R-9P-L-QT6-A



07/14 (PV2) Delete L69,L70,C922,C923 for EMI solution.



KEYBOARD PULL-UP





PROJECT : UT6
Quanta Computer Inc.

Size	Document Number	Rev
Custom	KB/CAP/POWER CONN	E3A
Date: Wednesday, August 06, 2008	Sheet 36 of 46	

Mini PCI-E Card 1 WLAN


Delete R110,R78
+3V must have a 120mil plane
Each pin 25mil



Mini PCI-E Card 2 ROBSON

07/09 (PV2) Delete for no support ROBSON card.

Mini PCI-E Card 3 TV Tuner









PROJECT : UT6
Quanta Computer Inc.



Size Custom	Document Number MINI PCIE CONN X2 & HOLE	Rev E3A
Date: Wednesday, August 06, 2008	Sheet 37 of 46	


CABLE DOCK


38



QT6 modified-0117









15A
600 mils

 NB5	PROJECT : UT6 Quanta Computer Inc.		
	Size B	Document Number +1.05V/+1.5V (RT8204)	Rev 3A
	Date: Thursday, August 07, 2008 Sheet 41 of 46		





+VGACORE +/- 3%
Countinue current:17.54A
Peak current:22.8A
OCP minimum 23A

800 mils
22.5A

VREF=2.75V +/-1.5%

NB9P-GS: PR163=392Kohm
Output = 0.9V

NB9M-GE: PR203=590Kohm
NB9P-GS: PR203=768Kohm

CS45902FB10 RES CHIP 590K 1/16W +/-1%(0402)
CS47682FB10 RES CHIP 768K 1/16W +/-1%(0402)

V_PWRCNTL	NB9P-GS
GPI05	
Low	1.05V
High	0.9V


VGA_GPI06	V_PWRCNTL		NB9P-GS	NB9M-GE
GPI06	GPI05			
Low	Low	MAX BAT	0.9V	0.9V
Low	High	SD DVD	0.9V	0.9V
High	Low	HD DVD	0.9V	0.9V
High	High	MAX PERF	1.05V	1.09V




PROJECT : UT6
Quanta Computer Inc.

Size	Document Number	Rev
B	VGA CORE OZ8118	3A
Date: Thursday, August 07, 2008	Sheet 43 of 46	

1.8 Volt +/- 5%
Continue current:6A
Peak current:14A
OCP minimum 17A




1.1 Volt +/- 5%
Continue current:2.62A
Peak current:3A



PROJECT : UT6
Quanta Computer Inc.

Size B	Document Number 1.8V/DDR_VTER/+1.8v/+1.1V	Rev 3A
Date: Thursday, August 07, 2008		Sheet 44 of 46



PROJECT : UT6
Quanta Computer Inc.

Size B	Document Number DISCHARGE/3VS5/5VS5/LAN	Rev 3A
Date: Thursday, August 07, 2008	Sheet 45 of 46	

	Voltage level	AC MODE				DC MODE			
		S0	S3	S4	S5	S0	S3	S4	S5
+3VPCU	3.3V +/- 5%	V	V	V	V	V	V	V	V
+5VPCU	5V +/- 5%	V	V	V	V	V	V	V	V
+3VRTC	3.3V +/- 5%	V	V	V	V	V	V	V	V
+3VS5	3.3V +/- 5%	V	V	V	V	V	V		
+5VS5	5V +/- 5%	V	V	V	V	V	V		
+3VSUS	3.3V +/- 5%	V	V			V	V		
+5VSUS	5V +/- 5%	V	V			V	V		
+1.8VSUS	1.8V +/- 5%	V	V			V	V		
+0.9VSMVTT	0.9V +/- 5%	V	V			V	V		
+1.5V	1.5V +/- 5%	V				V			
+1.05V	1.05V +/- 5%	V				V			
+VCORE	0.9~1.15V	V				V			
+VGA_CORE	0.9~1.2V	V				V			
+VGA1.1V	1.1V +/- 5%	V				V			
+1.8V	1.8V +/- 5%	V				V			
+3VLAVCC	3.3V +/- 5%	V				V			



PROJECT : UT6
Quanta Computer Inc.

Size
Custom

Document Number
Voltage

Rev
E3A

Date: Thursday, August 07, 2008

Sheet 46 of 46