


MODEL		REV	CHANGE LIST		Model	MK1 M/B BOARD	
					Page	FM	TO
NT11 M/B BOARD		1A	FIRST RELEASE		1	1A	
					2	1A	2A
		2A	PAGE 2 --- CHANGE R577 PULL-UP VOLTAGE TO COREVCC TO AVOID SYSTEM SHUTDOWN WHEN FIRST POWER-ON CHANGE R546 PULL-UP VOLTAGE CPUVIDVCC AS INTEL CRB RECOMMANDATION RESERVE 3V AS CONTROL OF CPUVIDVCC FOR THE ALTERNATIVE METHOD TO TURN-ON CPUVIDVCC CHANGE L46/L47 TO 10uH INDUCTOR AS CRB RECOMMANDATION PAGE 3 --- CHANGE FSBSEL0 TO PULL-UP FOR CORRECTIVE FSB DETECTION FROM CPU PAGE 6 --- CHANGE ICH5 PINB3/PINC2 TO GND AS INTEL RECOMMANDATION PAGE 7 --- CHANGE SODIMM DQMx SIGNAL AS CURRENT PCB REWORK. IT ALSO CAUSE SOME VTT PULL-UP DELETED. CHANGE CHANNEL B SODIMM ADDRESS TO 02 AS INTEL CRB RECOMMANDATION. PAGE 9 --- CORRECT RTC 32.768 XTAL FOOTPRINT RESERVE 1632PG AS SUSPEND POWER WELL CONTROL PIN TO FIX FIRST POWER-ON TOO LONG ISSUE PAGE 10 --- FIXED R205 TO GND FOR 8XAGP SETTING ON NV18M/NV31M PAGE 15 --- CHANGE STRAPING SETTING PER NVIDIA RECOMMANDATION. CHANGE LID SWITCH TO CABLE TYPE INCREASE R343 TO 47K FOR PROPER LCD BACKLIGHT CONTROL PAGE 16 --- CHANGE CB710 IDSEL TO AD17 PAGE 18 --- CHANGE 4-IN-1 FFC CONNECTOR TYPE FOR EASY INSATLLATION FFC CABLE PAGE 19 --- CHANGE 1394 ISDEL TO AD18 PAGE 20 --- CHANGE LAN IDSEL TO AD16 FIXED LANVDD25 CONNECTION ERROR IN DB1 PCB PAGE 21 --- CHANGE MINIPCI IDSEL TO AD19 PAGE 22 --- CHANGE MC7 TO 0.047U FOR NO DIAL-TONE ISSUE PAGE 23 --- REMOVE R620/R626/R3223 TO IMPROVE MIC QUALITY CHANGE CN8 PIN ASSIGNMENT FOR TRACE ROUTING PAGE 24 --- CHANGE R263 PULL-UP TO 3V PAGE 25 --- REVERSE HDD0-HDD7 PIN ASSIGNMENT FOR DESIGN MISTAKE CHANGE FAN10N/FAN20N TO FIX FAN NOISE ISSUE REMOVE ALL FAN3 RELATIVE COMPONENT PAGE 26 --- CHANGE ALL BUTTON SWITCH TYPE FOR M/E LIMINATION ADD 2 EXTRA POWER-ON LEDS AND BUFFERS CHANGE Q23 TO 2N7002 FOR DRIVING ISSUE CHANGE CN1 CONNECTOR TYPE FOR M/E LIMINATION PAGE 27 --- CHANGE K/B FFC CONNECTOR TYPE FOR EASY INSTALLATION CHANGE U48 FOOTPRINT TO FIX LAYOUT MISTAKE RESERVE PR8 FOR MX0-MX7 PULL-UP PAGE 28 --- ADD PD33/PD34 FOR CABLE DOCK DESIGN FINE-TUNE PR148/PR60 FOR BATTERY CHARGER PAGE 29 --- ADD Q51 FOR LAN POWER CONTROL PAGE 32 --- CHANGE PR123/PR128 FOR CORRECT COREVCC SENSE		3	1A	3A
					4	1A	3A
					5	1A	
					6	1A	2A
					7	1A	2A
					8	1A	
					9	1A	2A
					10	1A	3A
					11	1A	
					12	1A	
					13	1A	
					14	1A	
					15	1A	3A
					16	1A	2A
					17	1A	
					18	1A	2A
					19	1A	2A
					20	1A	2A
					21	1A	2A
					22	1A	2A
					23	1A	2A
					24	1A	2A
					25	1A	2A
					26	1A	2A
					27	1A	3A
					28	1A	3A
					29	1A	2A
					30	1A	
		3A	PAGE 3 --- ADD 200ohm resistor on thermal IC power pin (Maxim recommand) PAGE 4 --- Change some SPD VGA pin to GND as INTEL design guide. PAGE 10 --- Change VGA thermal IC to MAX6649 (nVidai recommand). PAGE 15 --- Reserve VGA2.5V discharge circuit. PAGE 27 --- Reserve -LID pin also routing to EC. (SW request) PAGE 28 --- Change PR16/PR100 value for charger function.		31	1A	
					32	1A	2A
					33	1A	
PROJECT : NT1			PCBA NO.31MNT1MB0010		REV :2B		DOC. NO:
APPROVED BY :Tim Yys			CHECK BY:Carey Chen		DRAWING BY:Gill Peng		DATE :04/21/2003
							SHEET 2


MODEL	REV	CHANGE LIST	Model	MK1 M/B BOARD	
			Page	FM	TO
NT11 M/B BOARD	4A	PAGE 11 --- ADD 2ND CHIP SELECT TO SUPPOT TWO CS TYPE 8Mx32 DDR VRAM. ADD NV31M PIN P27 AND D14 TO VRAM FOR2ND CS. PAGE 12 --- THE STRAPPED PINS NEED TO CHANGE FOR TWO CS TYPE VRAM; TO BE CONFIRMED BY NVIDIA. (TO BE CONFIRMED) PAGE 13 --- ADD 2ND CHIP SELECT TO SUPPOT TWO CS TYPE 8Mx32 DDR VRAM. ADD VRAM PIN L3 AS 2N CS. PAGE 26 --- INCREASE USB PORT POWER FROM 0.5A TO 1A TO SUPPORT USB HDD DEVICE. SHORT U33/U34 PIN 5 AND 8 TO INCREASE POWER. PAGE 28 --- CHNANGE BAT-IN INDUCTOR TO AVOID ME INTERFERENCE IN SI1 UNIT. USE 2 FBMJ3216HS480 TO REPLACE FBMH453281-T. PAGE 29 --- ADD VGA2.5 DISCHARGE CIRCUIT TO MEET NVIDAI POWER SEQUENCE. ADD PQ74, PQ74, R172 AD R172 TO CONTROL DISCHARGE TIME. PAGE 30 --- FINE TUNE VGACORE CIRCUIT. 1. CHNAGE PU1 FROMLM358 TO LMV321. (POWERED BY 5V) 2. CHANGE PR1 FROM 10K TO 4.7K AND ADD PR173 4.70HM RESISTOR TO IMPROVE RESPONSE TIME. 3. CHANGE PC80 BULK CAPACITOR FROM 100U TO 330U FOR BIG CURRENT. 4. ADD PC175 100PF TO FLTER HIGH FREQ NOISE.	1	1A	
			2	1A	2A
			3	1A	3A
			4	1A	3A
			5	1A	
			6	1A	2A
			7	1A	2A
			8	1A	
			9	1A	2A
			10	1A	3A
			11	1A	4A
			12	1A	4A
			13	1A	4A
			14	1A	
			15	1A	3A
			16	1A	2A
			17	1A	
			18	1A	2A
			19	1A	2A
			20	1A	2A
			21	1A	2A
			22	1A	2A
			23	1A	2A
			24	1A	2A
			25	1A	2A
			26	1A	4A
			27	1A	3A
			28	1A	4A
			29	1A	4A
			30	1A	4A
			31	1A	
			32	1A	2A
33	1A				
PROJECT : NT1		PCBA NO.31MNT1MB0010	REV : 2B	DOC. NO:	
APPROVED BY :Tim Yys		CHECK BY:Carey Chen	DRAWING BY:Gill Peng	DATE :04/21/2003	SHEET 1









NT1 - Block Diagram





PCI BUS ROUTING TABLE


PCMCIA --- AD17, -REQ0, -INTB, -INTC
 1394 --- AD18, -REQ3, -INTD
 LAN --- AD16, -REQ2, -INTE
 MINI PCI --- AD19, -REQ1, -INTF, -INTG






















PROJECT : NT1
Quanta Computer Inc.

Size Custom	Document Number	ICH5-M(POWER&GND)	Rev 2A
Date: Monday, April 21, 2003	Sheet	9	of 33







Strapping

STRAP0	PCI_AD_SWAP
0	REVERSED
1	NORMAL (Default)

STRAP1	SUB_VENDOR
0	SYSTEM BIOS (Default)
1	ADAPTER

VIPD6,2	CRYSTAL
00	13.5MHz
01	14.318MHz
10	27MHz (Default)
11	Unknown

DACB_HSYN	VSYN	TVMODE
00	(Default)	SECAM
01		NTSC
10		PAL
11		VGA

DVOD9	AGP 8x/4x
0	8X (Default)
1	4X

VIPD7	AGP SideBand
0	enabled (Default)
1	disabled

DVOD8	AGP FastWrite
0	enabled (Default)
1	disabled


DVOHSYN	VIPD3,5,4	PCI_DEVID
(Default)	0110 0x6	NV18M
	0001 0x7	NV18M-Pro
	0000 0xA	NV31M
	0001 0xB	NV31M-Pro
	0001 0xC	NV31GLM
	0001 0xE	NV31GLM-Pro

VIPHCTL	BUS_TYPE
0	PCI
1	AGP (Default)

ROMA15,14	ROM_TYPE
00 (Default)	Parallel
01	Serial AT25F
10	Serial SST45VF
11	Serial future use


LCD ID	See Page15
--------	------------


STRAP2,DVOD2	RAM_CFG
STRAP3, DVOD3, VGAVSYN, VGHASYN	




BOM_1B

VGA DDR MEMORY A






CRT PORT



Place close together

CRTVSYNC	C25	1	2	22P
CRTHSYNC	C23	1	2	22P
CRTDDCLK	C26	1	2	22P
CRTDDCDATA	C21	1	2	22P
CRTRED	C20	1	2	10P
CRTGREEN	C22	1	2	10P
CRTBLUE	C24	1	2	10P
VGARED	C29	1	2	10P
VGAGREEN	C47	1	2	10P
VGABLUE	C48	1	2	10P
VGARED	R5	1	2	75/F
VGAGREEN	R8	1	2	75/F
VGABLUE	R9	1	2	75/F

DDCDATA	R21	1	2	2.2K
DDCLK	R26	1	2	2.2K
CRTDDCLK	R4	1	2	2.2K
CRTDDCDATA	R7	1	2	2.2K



TVCHROMA	C37	1	2	270P
TVLUMA	C30	1	2	270P
TVCOMP	C38	1	2	270P
CROMA	C27	1	2	330P
LUMA	C1	1	2	330P
COMP	C28	1	2	330P


TVCHROMA	R10	1	2	75/F
TVLUMA	R1	1	2	75/F
TVCOMP	R11	1	2	75/F

NV18M/NV31M GND

F1	GND00	GND_TRML_00	M12
J1	GND01	GND_TRML_01	N12
M1	GND02	GND_TRML_02	P12
T1	GND03	GND_TRML_03	R12
W1	GND04	GND_TRML_04	T12
AB1	GND05	GND_TRML_05	U12
AE1	GND06	GND_TRML_06	V12
C3	GND07	GND_TRML_07	W12
G3	GND08	GND_TRML_08	M13
K3	GND09	GND_TRML_09	N13
N3	GND10	GND_TRML_10	P13
AH3	GND11	GND_TRML_11	R13
D4	GND12	GND_TRML_12	T13
AG4	GND13	GND_TRML_13	U13
E5	GND14	GND_TRML_14	V13
K5	GND15	GND_TRML_15	W13
AA5	GND16	GND_TRML_16	M14
AF5	GND17	GND_TRML_17	N14
A6	GND18	GND_TRML_18	P14
F6	GND19	GND_TRML_19	R14
AE6	GND20	GND_TRML_20	T14
AK6	GND21	GND_TRML_21	U14
C7	GND22	GND_TRML_22	V14
J7	GND23	GND_TRML_23	W14
AH7	GND24	GND_TRML_24	M15
E8	GND25	GND_TRML_25	N15
L8	GND26	GND_TRML_26	P15
Y8	GND27	GND_TRML_27	R15
AE8	GND28	GND_TRML_28	T15
A9	GND29	GND_TRML_29	U15
AK9	GND30	GND_TRML_30	V15
C10	GND31	GND_TRML_31	W15
AH10	GND32	GND_TRML_32	M16
E11	GND33	GND_TRML_33	N16
H11	GND34	GND_TRML_34	P16
AC11	GND35	GND_TRML_35	R16
AF11	GND36	GND_TRML_36	T16
A12	GND37	GND_TRML_37	U16
AK12	GND38	GND_TRML_38	V16
C13	GND39	GND_TRML_39	W16
AH13	GND40	GND_TRML_40	M17
E14	GND41	GND_TRML_41	N17
AF14	GND42	GND_TRML_42	P17
AK15	GND43	GND_TRML_43	R17
AH16	GND44	GND_TRML_44	T17
E17	GND45	GND_TRML_45	U17
AF17	GND46	GND_TRML_46	V17
C18	GND47	GND_TRML_47	W17
AH18	GND48	GND_TRML_48	M18
A19	GND49	GND_TRML_49	N18
AK19	GND50	GND_TRML_50	P18
E20	GND51	GND_TRML_51	R18
AC20	GND52	GND_TRML_52	T18
C21	GND53	GND_TRML_53	U18
AH21	GND54	GND_TRML_54	V18
E22	GND55	GND_TRML_55	W18
AF22	GND56	GND_TRML_56	M19
AK22	GND57	GND_TRML_57	N19
C23	GND58	GND_TRML_58	P19
L23	GND59	GND_TRML_59	R19
Y23	GND60	GND_TRML_60	T19
AF23	GND61	GND_TRML_61	U19
C24	GND62	GND_TRML_62	V19
AH24	GND63	GND_TRML_63	W19
A25	GND64	GND_TRML_64	
F25	GND65	GND_TRML_65	
AE25	GND66	GND_TRML_66	
AK25	GND67	GND_TRML_67	
H26	GND68	GND_TRML_68	
L26	GND69	GND_TRML_69	
P26	GND70	GND_TRML_70	
U26	GND71	GND_TRML_71	
Y26	GND72	GND_TRML_72	
AC26	GND73	GND_TRML_73	
AF26	GND74	GND_TRML_74	
AK27	GND75	GND_TRML_75	
D28	GND76	GND_TRML_76	
G28	GND77	GND_TRML_77	
K28	GND78	GND_TRML_78	
N28	GND79	GND_TRML_79	
V28	GND80	GND_TRML_80	
AA28	GND81	GND_TRML_81	
AD28	GND82	GND_TRML_82	
AH28	GND83	GND_TRML_83	
F30	GND84	GND_TRML_84	
J30	GND85	GND_TRML_85	
M30	GND86	GND_TRML_86	
W30	GND87	GND_TRML_87	
AB30	GND88	GND_TRML_88	
AE30	GND89	GND_TRML_89	
	GND90	GND_TRML_90	

GROUND



VTT_0	G9	NC	VGAVTT0	T18
VTT_1	G12	NC	VGAVTT1	T16
VTT_2	G15	NC	VGAVTT2	T37
VTT_3	G16	NC	VGAVTT3	T23
VTT_4	G19	NC	VGAVTT4	T21
VTT_5	G22	NC	VGAVTT5	T32
VTT_6	J24	NC	VGAVTT6	T38
VTT_7	M24	NC	VGAVTT7	T43
VTT_8	R24	NC	VGAVTT8	T48
VTT_9	T24	NC	VGAVTT9	T48
VTT_10	W24	NC	VGAVTT10	T56
VTT_11	AB24	NC	VGAVTT11	T60



PROJECT : NT1
Quanta Computer Inc.

Size Custom	Document Number	CRT & TV-OUT , VGA GND	Rev 1A
Date: Monday, April 21, 2003	Sheet 14	of 33	

BACKLIGHT CONTROL






-LID : from hardware control
BLON : from VGA CHIP control
DISP_ON : from ICH5 control

LCDBLON = 1 : LCD BACKLIGHT ON
LCDBLON = 0 : LCD BACKLIGHT OFF

PANEL


ID: PANEL_ID3 PANEL_ID2 PANEL_ID1 PANEL_ID0
ID3 17" WXGA 0 0 0 1




T
O
P
A
N
E
L

HND=LVC-C40SFYG

VGA DDR POWER



PANEL VCC CONTROL






PROJECT : NT1
Quanta Computer Inc.




Size Custom	Document Number	PANEL I/F	Rev 2A
Date: Monday, April 21, 2003	Sheet 15	of 33	

CARDBUS CONTROLLER - CB710(PCI I/F , CB I/F , Memorstick I/F)






U41A



U41B



U41C








DESIGN CHECK LIST :

1. CONFIRM PCMCIA POWER PLANEIDSEL,INT,REQ/GNT
2. CHECK CONNECTION OF -SUSPCM, -PME, -RI, -PCLOCK, -CLKRUN, PCMSPK AND RESET PIN
3. MAKE SURE ALL ABOVE PINS MAKE NO LEAKAGE CURRENT
4. CHECK IF ALL STRAPPED PIN CONNECT APPROPRIATIVE


PLACEMENT NOTICE :

1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
2. PCMCCLKR, SKTAPCLKR, SCCLKR, SDCLKR AND MSCLKR MUST NEAR PCMCIA CHIP (Layout placement R near CB710 and C near socket)



(Don't support PCMCIA S3 Ring-in Wakeup)

CARDBUS CONTROLLER - CB1410



DESIGN CHECK LIST :

1. CONFIRM PCMCIA POWER PLANEIDSEL,INT,REQ/GNT
2. CHECK CONNECTION OF -SUSPCM, -PME, -RI, -PCLOCK, -CLKRUN, PCMSPK AND RESET PIN
3. MAKE SURE ALL ABOVE PINS MAKE NO LEAKAGE CURRENT
4. CHECK IF ALL STRAPPED PIN CONNECT APPROPRIATIVE

PLACEMENT NOTICE :

1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
2. PCMPCLKR, SKTAPCLKR, SCCLKR, SDCLKR AND MSCLKR MUST NEAR PCMCIA CHIP
- (Layout placement R near T11410 and C near socket)
(when placing the series damping resistor, it is recommended to keep the stub less than 1 cm in length)




PROJECT : NT1
Quanta Computer Inc.


Size Custom	Document Number CARD BUS ENE1410	Rev 1A
Date:	Monday, April 21, 2003	Sheet 17 of 33

4-IN-1 MEDIA BAY


IRLML5103
Rds(on)=0.6




System can choice just support 3.3V SM card only.or use CP2211 to switch 3.3V & 5V




pll-hi to 3V with a 8.2K
4IN1 POWER CONTROL




IF DISABLE SMART CARD




MS PULLUP



SD PULLUP




pll-hi to 3V with a 8.2K
SMC PULLUP




pll-hi to 3V with a 8.2K
SMC PULLUP

CN18




SKTAVCC1
SKTAVCC2

SKTAVPP1
SKTAVPP2




CARDBUS SLOT

FOX=WZ21131-G2






U5



CP2211

Layout placement
capacities near
CP2211






(Don't support AC-LINK)

Mini PCI Type III

AMP=1318228-1

CABLE DOCK






U32





GAIN0	GAIN1	Av
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB



C478 1 11 2 11 CDAID1 B612 1





3V





PROJECT : NT1
Quanta Computer Inc.

Size	Document Number	Rev
	AUDIO AMP,HEADPHONE&SPEAKER	1A
Date:	Monday, April 21, 2003	Sheet 23 of 33

ODD CONNECTOR




HDD CONNECTOR




PLACEMENT NOTICE :

1. PUT THE BYPASS CAP AND INDUCTOR NEAR THE HDD AND ODD CONNECTOR
2. ALL DAMPING RESISTORS SHOULD NEAR ODD AND HDD CONNECTOR RESPECTIVELY
3. ALL PULLUP AND PULLDN SHOULD NEAR THE CONNECTOR
4. ALL IDE TRACE SHOULD KEEP 5:1 IS IDE POSSIBLE AND 5:10 IS MINIMUM REQUIREMENT


FAN1 OUT CONNECTOR



FAN2 OUT CONNECTOR







FAN3 OUT CONNECTOR




PROJECT : NT1
Quanta Computer Inc.

Size Custom	Document Number	IDE&FAN	Rev 2A
Date: Monday, April 21, 2003	Sheet	25	of 33







Set the 2.55VSUS
 $(1+PR90/PR91)*0.5=2.56V$

