


PCB STACK UP

8L Dis.

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : SVCC
LAYER 6 : IN3
LAYER 7 : SGND
LAYER 8 : BOT

Hamilton 1.0 (SX6-DIS) BLOCK DIAGRAM

01





power State	+RTC_CELL	+VIN +3VPCU	+3VS5 +5VS5	+5VSUS +1.5VSUS	+5V +3V +1.8V_GFX +1.8V +1.5V +1.5V_CPU +1.1V_VTT +1.05V +1.0V_GFX +VGA_CORE +VCORE
S0	ON	ON	ON	ON	ON
S1	ON	ON	ON	ON	ON
S3	ON	ON	ON	ON	OFF
S4/S5 AC	ON	ON	ON	OFF	OFF
S4/S5 DC Only	ON	ON	OFF	OFF	OFF
AC/DC No Exist	ON	OFF	OFF	OFF	OFF

	SOURCE	BATTERY 0x16	CLK GEN 0xD2	Thermal IC 0x98(Write) / 0x99(Read)	G-SENSOR 0x3A(Write) /0x3B(Read)	WLAN	SO-DIMM DIMM0: 0xA0 DIMM1: 0xA2	SMSC 1098	GPU thermal sensor
SMBCLK SMBDATA	PCH	X	Y	Y	Y	Y	Y	X	X
SMB_CLK_ME1 SMB_DAT_ME1	PCH	X	X	X	X	X	X	Y	Y
AB1A_CLK AB1A_DATA	SMSC 1098	Y	X	X	X	X	X	X	X







PROJECT : SX6
Quanta Computer Inc.

Size Custom	Document Number power rails	Rev 2B
Date: Tuesday, December 15, 2009 Sheet 2 of 43		



AL000875002IC OTHER(32P) RTM875N-632-VB-GRT(QFN)Realtek
AL8SP585000IC OTHER(32P)SLG8SP585VTR(QFN)Silogo






AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



PROJECT : SX6
Quanta Computer Inc.




Size Custom	Document Number PROCESSOR 2/4(DDR)	Rev 2B
Date: Tuesday, December 15, 2009	Sheet 5 of 43	



AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)

07



CFG[1:0] - PCI Express Configuration Select

* 11= 1 x 16 PEG

* 10= 2 x 8 PEG



PROJECT : SX6
Quanta Computer Inc.

Size Custom Document Number
PROCESSOR 4/4(GND) Rev 2B

Date: Tuesday, December 15, 2009 Sheet 7 of 43





	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1

The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

INVRMEN - Integrated SUS 1.1V VRM Enable
High - Enable Internal VRs

IBEX PEAK-M (HDA,JTAG,SATA)


IBEX PEAK-M (LVDS,DDI)




09



IBEX PEAK-M (PCI,USB,NVRAM)




IBEX PEAK-M (DMI,FDI,GPIO)



IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)

11



A16 swap override Strap/Top-Block Swap Override jumper

GNT3#

Low = A16 swap override/Top-Block Swap Override enabled
High = Default

SV_SET_UP R8076 10K/F 4 +3V

SV_SET_UP 1-X High = Strong (Default)

GNT0# GNT0# R8005 *1K/J 4
GNT1# GNT1# R8181 *1K/J 4

PCI_GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SP1

NV_ALE R8202 *1K/J 4
NV_CLE R8203 *1K/J 4 +1.8V

Danbury Technology Enabled	
NV_ALE	High = Enable Low = Disable

DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH

No Reboot Strap

SPKR SPKR R8132 *1K/J 4 +3V



PCH_GPIO33 R8022 *100K/J 4

PROJECT : SX6
Quanta Computer Inc.

NB5

Size Custom Document Number **PCH 4/6 (GPIO & Strap)** Rev 2B

Date: Tuesday, December 15, 2009 Sheet 11 of 43



3,8,9,10,34,39,41	+1.05V
4,6,11,31,34,39,40	+1.1V_VTT
6,11,41,42	+1.8V
3,4,8,9,10,11,14,15,16,20,23,25,27,28,29,30,31,32,33,34,35,37,39,42	+3V
4,9,10,11,29,31,32,33,34,38,41,42,43	+3VS5
20,23,24,25,31,32,35,37,42	+5V
23,35,36,37,38,40,42	+5VS5





PROJECT : SX6
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 5/6 (POWER)	2B
Date: Tuesday, December 15, 2009 Sheet 12 of 43		

IBEX PEAK-M (GND)




IBEX PEAK-M (GND)






PROJECT : SX6
Quanta Computer Inc.




Size Custom	Document Number PCH 6/6 (GND)	Rev 2B
Date: Tuesday, December 15, 2009		Sheet 13 of 43






Place these Caps near So-Dimm1.

Some Projects replace 10UF 0805 by 4.7UF 0603
It can cost down 30%



	14,40,42	+0.75V_DDR_VTT	
		4,14,40,42,43	+1VSUS
3,4,8,9,10,11,12,14,16,20,23,25,27,28,29,30,31,32,33,34,35,37,39,42			+3V
	8,10,23,25,27,31,32,36,37,38		+3VPCU
			+5VPCU






Hynix 512M 0100	上件	不上件
	R9919	R9921, R9920, R9918
Samsung 512M 0000	上件	不上件
	NA	R9921, R9920, R9919, R9918

Hynix 1G 0110	上件	不上件
	R9919, R9920	R9921, R9918

Samsung 1G 0010	上件	不上件
	R9920	R9921, R9919, R9918

	PWRCNTL1	PWRCNTL0	V-CORE
	1	1	0.9V
	1	0	0.95V
	0	1	1.05V
	0	0	1.1V

	BBEN	BBP
L	0	V-CORE
H	1	+1.8V






Memory Aperture size

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.








```
for Park-S3:Use only
for M9x-S3: no support
```





240R:CS12402FB03
150R:CS11502FB21

OR:CS00002JB38
680R:CS16802JB27


2.2nF:CH22206KB16
68pF:CH06806JB01









CRT PORT









3,4,8,9,10,11,12,14,15,16,20,23,25,27,28,29,30,31,32,33,34,35,37,39,42 +3V






12,20,23,25,31,32,35,37,42 +5V





INT. SPEAKER**Headphone Jack****normal CLOSE****EXT Mic Jack****normal CLOSE**

Note: MIC_SEN# is electrically floating when no jack is inserted and shorted to ground when jack is present.






Lan and MDC Con. RJ45



PROJECT : SX6
Quanta Computer Inc.


Size Custom	Document Number RTL8151DH-GR	Rev 2B
Date: Friday, December 18, 2009		Sheet 28 of 43

LEFT SIDE USBX1 and E-SATA/USB COMBO



PV modified - add common choke for EMI

USB & ESATA




DFHS11FR046

PV modified - add common choke for EMI


40 mils

Iout=1A




DFHS04FR281

RIGHT SIDE USBX2




85203-1042L-10

DFHS10FR034




3,4,8,9,10,11,12,14,15,16,20,23,25,27,28,30,31,32,33,34,35,37,39,42

Modem CONN



USB & ESATA

PV modified - update footprint





Header

DFHD26MR049

Housing

DFCG26MR003


NEWCARD (PCIEXPRESS*1 + USB*1)




ACS

PROJECT : SX6
Quanta Computer Inc.


Size	Document Number	Rev
Custom	EXTERNAL USB X2	2B
Date: Wednesday, December 16, 2009	Sheet 29 of 43	




SATA HDD CONNECTOR




SATA CD-ROM




Accelerometer Sensor




POWER BOTTON CONNECT




- 1.+3VPCU(LIDSWITCH PWR)
- 2.LEDVCC(+3VPCU)
- 3.LIDSWITCH
- 4.POWERON#
- 5.PWRLED#
- 6.GND




CPU FAN & THERMAL




LED




1
BLUETOOTH




USB fingerprint CON





TOUCH PAD CONNECTOR





KEYBOARD CONNECTOR.




Mini PCI-E Card 1--WLAN






PV modified ---
for S5 leakage
issue


Mini PCI-E Card 2 --WWAN

PV modified ---
for S5 leakage
issue



Reserve for BSDL





DC-IN Connector

