


PCB STACK UP

LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : SGND2
LAYER 8 : BOT

Soyuz 3.0 SYSTEM DIAGRAM



01



PROJECT : TT3
Quanta Computer Inc.

Size Custom	Document Number Block Diagram	Rev 1A
Date: Wednesday, August 27, 2008	Sheet 1 of 41	

INDEX

Pg#	Description	NOTE
1	Schematic Block Diagram	
2	System Information	
3	Power sequence chart	
4	CLOCL GENERATOR	
5-7	AMD CPU S1G2 Griffin	
8-9	DDR II SO-DIMM	
10-13	RS780M	
14-18	SB700	
19	LCD CONNECTOR / LCD PWR / LID	
20	20--CRT,TV_OUT	
21	RTS5158E & CR SOCKET	
22	Azalia ALC268	
23	JACK/AMP_TPA0312	
24	Si3080 and MDC1.5 Connector	
25	Blue Tooth / USBX3 / TPM	
26	RTL8111C/RJ45	
27	LAN Power	
28	NEW CARD/SATA ODD/SATA HDD	
29	LED/KEYBOARD/SW	
30	KB3926/ROM/TP	
31	Mini CARD/Hole	
32	CABLE DOCKING/FAN	
33	3V/5V(MAX1631A)	
34	+1.2V/+1.1V (RT8204)	
35	+CPU_CORE ISL6265	
36	+1.8VSUS/+1.8V/+2.5V	
37	+1.1V/+1.2V_S5/+1.5V	
38	DISCHARGE	
39	Charger (ISL6251)	

* --> Un-stuff (ex. *1K/04)
04-- 0402 footprint
06-- 0603 footprint
08-- 0805 footprint
12-- 1206 footprint
F-- 1% tolerance

Power & Ground

Label	ACTIVE	Description	Control Signal
+VIN	S0, S3, S4, S5	AC ADAPTER (18.5V)	
+BATT	S0, S3, S4, S5	MAIN BATTERY + (6.2V-8.4V)	
+AVBAT	S0, S3, S4, S5	RTC & KBC POWER (3.3V)	
+12VALW	S0, S3, S4, S5	+12V	
+VCORE	S0	CPU CORE POWER (0.375-1.5V)	VRON
+CPUVDDNB	S0	CPU CORE POWER (1.375-1.5V)	VRON
+1.1V_NB	S0	+1.1 to +1.0 DYN	VRON
+1.1V	S0	+1.1V	VRON
+1.2VS5	S0, S3, S4, S5		S5_ON
+1.2V	S0	+1.2V	VRON
+3V	S0		MAINON
+3VSUS	S0, S3		SUSON
+3VS5	S0, S3, S4, S5		S5_ON
+3VPCU	S0, S3, S4, S5	ALWAYS POWER (3V)	
+5V	S0		MAIND
+5VSUS	S0, S3		SUSON
+5VPCU	S0, S3, S4, S5	ALWAYS POWER (5V)	
+1.5V	S0		MAIND
+1.8VSUS	S0, S3	DDR CORE POWER	SUSON
+1.8V	S0		MAINON
+2.5V	S0	CPU VDDA	VR2.5_ON
+0.9VSMVTT	S0	DDR COMMAND & CONTROL PULL UP POWER	MAINON
+0.9VSMVREF_DIMM	S0, S3	DDR REF POWER	SUSON
+AVDD	S0	AUDIO ANALOG POWER (5V)	MAINON
+3VLAVCC	S0, S3, S4, S5	LAN Power	LAN_ON
 GND	ALL PAGES	DIGITAL GROUND	
 AGND		AUDIO GND	


SMBUS	SMBUS function define
SMBCLK0 SMBDAT0	DDR / DDR THER / CLOCK GEN (+3V)
SMBCLK1 SMBDAT1	Mini Card (+3VS5)
SMBCLK2 SMBDAT2	New CARD (+3VS5)






PROJECT : TT3
Quanta Computer Inc.

Size Custom	Document Number System Information	Rev 1A
Date: Wednesday, August 27, 2008 Sheet 2 of 41		

CPU Power Group A



CPU Power Group B



3VPCU/5VPCU

NBSWON1#

DNBSWON#

S5_ON

RSMRST#

SUSC

SUSB

SUSON

MAINON

VR_ON

VR2.5_ON

HWPG

VRM_PWRGD

ECPWROK

NB_PWRGD_IN

SB_PWRGD_IN

CPU CLK IN

CPU RESET

CPU POWER OK

CPU_LDTSTOP#




PROJECT : TT3
Quanta Computer Inc.

Size Custom	Document Number Power control	Rev 1A
Date: Wednesday, August 27, 2008		
Sheet 3 of 41		

NB CLOCK INPUT TABLE

NB CLOCKS	RX780	RS780
HT_REFCLKP	100M DIFF	100M DIFF
HT_REFCLKN	100M DIFF	100M DIFF
REFCLK_P	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	100M DIFF	NC or 100M DIFF OUTPUT
GPSPS_REFCLK	100M DIFF	100M DIFF

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.



Place within 0.5" of CLKGEN



EMI request

when driven low SB_SRC clocks slow only supported with to reduced setpoint custom CG IC

* RS780 can be used as clock buffer to output two PCIe reference clocks
By default, chip will configured as input mode, BIOS can program it to output mode.



* default



SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1*	100 MHz non-spreading differential SRC clock
	0	100 MHz spreading differential SRC clock
SEL_27	0	100 MHz spreading differential SRC clock
	1*	27MHz non-spreading singled clock
	0	100 MHz spreading differential SRC clock




PROJECT : TT3
Quanta Computer Inc.











 +0.9VSMVTT 9,31,36
+1.8VSUS 5,7,8,9,31,35,36,37





PROCESSOR POWER AND GROUND






6,8 MEM_MA_ADD[0..15]  MEM_MA_ADD[0..15]
6,8 MEM_MA_BANK[0..2]  MEM_MA_BANK[0..2]

6,8 MEM_MB_ADD[0..15]  MEM_MB_ADD[0..15]
6,8 MEM_MB_BANK[0..2]  MEM_MB_BANK[0..2]





PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH

Emi request



PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH





+0.9VSMVTT 6,31,36
+1.8VSUS 5,6,7,8,31,35,36,37
+3V 4,5,7,8,12,13,14,15,16,17,18,19,20,22,23,26,28,29,30,31,33,34,38



PROJECT : TT3
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
DDR2 SODIMMS TERMINATIONS		
Date: Wednesday, August 27, 2008	Sheet 9 of 41	






NB5/RD2/HW

PROJECT : TT3
Quanta Computer Inc.

Size B	Document Number RS780M-PCIE I/F 2/4	Rev 1A
Date: Wednesday, August 27, 2008		Sheet 11 of 41



PROJECT : TT3
Quanta Computer Inc.




Size B	Document Number RS780M-POWER 4/4	Rev 1A
Date: Wednesday, August 27, 2008	Sheet 13	of 41

PLACE THESE
PCIE AC
COUPLING CAPS
CLOSE TO U600



To RS780

1. PCIe Reference Clk (Ext Clk Gen)
2. A-link Clk to North Bridge (Int Clk Gen)



AMD recommend for leakage



SB700
Part 1 of 5


PCI EXPRESS INTERFACE

CLOCK GENERATOR


LPC

RTC


CPU




14



AMD sighting update



GPIO pin for leakage



20MIL




PROJECT : TT3
Quanta Computer Inc.

Size	Document Number	Rev
Custom	SB700-PCIe/PCI/CPU/LPC 1/4	1A
Date: Wednesday, August 27, 2008 Sheet 14 of 41		

+1.2V 4,5,13,16,17,34,37
+1.8V 5,10,12,13,15,18,31,36,38
+3V 4,5,7,8,9,12,13,15,16,17,18,19,20,22,23,26,28,29,30,31,33,34,38
+3VPCU 5,19,25,29,30,32,33,35,37,39



NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK




REQUIRED STRAPS


	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	PCLK_LPC_KB3920	PCI_CLK	RTC_CLK	AZ_RST#	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	EC ENABLED	CLKGEN ENABLED	INTERNAL RTC DEFAULT	ENABLE PCI MEM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI MEM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM	DEFAULT

DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]







	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	





AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5

5,10,12,13,14,15,31,36,38
4,5,7,8,9,12,13,14,15,16,17,19,20,22,23,26,28,29,30,31,33,34,38
9,14,15,16,17,28,33,38





PV : Add fuse for FP damage

40m11



Speaker / DMIC
+5VSUS --> Camera
+3V --> Digitizer
Digitizer control signal









+3VPCU 5,14,25,29,30,32,33,35,37,39
+3V 4,5,7,8,9,12,13,14,15,16,17,18,20,22,23,26,28,29,30,31,33,34,38
+3VSUS 15,21,24,25,29,31,33,34,35,36,38
+5V 17,20,22,23,28,31,32,33,37,38,39
+12VALW 28,31,33,38


Note:

SD/MMC	MS	XD
SP0		XD CD#
SP1	SD WP	
SP2	SD CE#	
SP3	SD CD#	
SP4		XD D4
SP5	MS BS	XD D5
SP6	MS D1	XD D3
SP7	SD DAT0	MS D0
SP8	SD DAT7	MS D2
SP9	MS INS#	
SP10	SD DAT6	MS D3
SP11	SD CLK	MS SCLK
SP12	SD DAT5	XD D0
SP13	SD DAT4	XD WP#
SP14		XD R/B#
SP15	SD DAT3	XD WE#
SP16	SD DAT2	XD RE#
SP17		XD ALE
SP18		XD CE#
SP19		XD CLE


Fix card reader led problem



4 IN1 CARD READER XD, MMC/SD, MS/MSP




Add Connector for EMI request




PROJECT : TT3
Quanta Computer Inc.

Size Custom Document Number RT5158 CARD READER CONTROLLER Rev 1A

Date: Wednesday, August 27, 2008 Sheet 21 of 41







GAIN0	GAIN1	SE/BTL	AV(INV)
-------	-------	--------	---------

for emi requests


The diagram shows a vertical stack of components connected to a common AGND line at the bottom. The components and their values are:

- C387: 0.1uF/16V
- C420: 0.1uF/16V
- R303: 0.6
- R304: 0.6
- R256: 0.1uF/16V
- R257: 0.6
- R305: 0.1uF/16V
- R289: 0.1uF/16V







USBX1





USB 0




USBX2



USB 1 & 6



BLUETOOTH




+3VPCU 5,14,19,29,30,32,33,35,37,39
+3VSUS 15,21,24,29,31,33,34,35,36,38
+5VSUS 19,30,32,33,38



PROJECT : TT3
Quanta Computer Inc.

Size Custom	Document Number Blue Tooth/USBX3	Rev 1A
Date: Wednesday, August 27, 2008	Sheet 25 of 41	



RTL8111C(10/100/1000)




for 93C56 used. NC if 93C46 is used.

26




Remove LAN EEPROM



```
if ISOLATEB pin
pull-low, the LAN
chip will not drive
it's PCI-E outputs
( excluding
PCIE_WAKE# pin )
```



RJ45




+3V LAN 27
+3VLANVCC 27,33,38
+LAN_D1.5 27
+LAN_A1.8 27




NB5/RD2/HW1

PROJECT : TT3
Quanta Computer Inc.

Size Custom	Document Number Pealtek RTL8111C	Rev 1A
Date: Wednesday, August 27, 2008		Sheet 26 of 41





L16 for Gaga lan use 4.7uH power choke
A>500mA tolerance ±15%



RTL8111C Power domain chart

LANVCC	3.3V
LAN_D1.8	1.2V
LAN_A1.8	1.2V
LAN_D1.5	1.2V



NB5/RD2/HW1

PROJECT : TT3
Quanta Computer Inc.


Size
A3

Document Number
LAN POWER


Rev
1A

Date: Wednesday, August 27, 2008 Sheet 27 of 41


SATA ODD


















SATA CONNECTOR

**NEWCARD**

NEWCARD (PCIEXPRESS*1 + USB*1)














CABLE DOCK

32




FAN Connector





PROJECT : TTT3
Quanta Computer Inc.


Size Custom	Document Number 3V/5V(MAX1631A)	Rev 1A
Date: Wednesday, August 27, 2008	Sheet 33 of 41	



ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X

VFIXEN VID Codes


SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8




PROJECT : TT3
Quanta Computer Inc.




+2.5V
0.25A
S0-S1




+1.1V
2.A
S0-S1




+1.2VS5
0.5A
S0-S5



+1.5V
2.0A
S0-S1



Boost 10V



		PROJECT : TT3	
		Quanta Computer Inc.	
Size	Document Number		
Custom	+1.2V_S5+1.5V+1.1V+2.5V		
Date:	Wednesday, August 27, 2008	Sheet	37 of 41

