


PCB STACK UP 8L

LE9E(LE8) BLOCK DIAGRAM

01




Board Stack up Description


PCB Layers

Layer 1		TOP
Layer 2		GND
Layer 3		IN1
Layer 4		IN2
Layer 5		SVCC
Layer 6		IN3
Layer 7		GND
Layer 8		BOTTOM

Power On Sequencing Timing Diagram



MEROM Power-up Timing Specifications




+1.05V


Ta=VCC and VCCP assertion to VID[6:0] valid
Tb=VID[6:0] stable to VCC valid
Tc=BCLK stable to PWRGOOD assertion
Td=PWRGOOD to RESET# de-assertion time
Te=Vcc,boot valid to PWRGOOD assertion time


Voltage Rails


Voltage Rails	ON S0-S2	ON S3	ON S4	ON S5	Control signal
VCC_CORE	X				VRON
+1.5V	X				MAINON
+1.05V	X				MAINON
5V_S5/3V_S5	X	X	X	X	S5_ON
5VSUS/3VSUS/1.5VSUS	X	X			SUSON
SMDRR_VTERM/+3V/+5V/+15V/+1.8V	X				MAINON
+VGACORE/+VGA1.1V	X				MAINON
LANVCC	X	X	X	X	LAN_ON
3VPCU	X	X	X	X	VL
5VPCU	X	X	X	X	VL


ACIN POWER ON TIMING






















































































































































































3.5,10,11,12,13,15,16,19,20,21,22,23,24,25,26,27,28,30,31,33,34,35,36,37,38,40,41,42,43,44
+3V
9.10,11,12,33,37,39,44 1.5VSUS
3.4,5,6,9,10,19,22,33,37,41,43 1.05V_PEG
10 +1.05V_PEG


07

- MCH_CFG_5 DMi2 selection
Low: DMi2
High: DMi4 (Default)
MCH_CFG_16 FSB Dynamic ODT
Low: Dynamic ODT disabled
High: Dynamic ODT enabled (Default)
MCH_CFG_9 PCI Express Graphic Lane
Low: Reverse Lane
High: Normal operation(Default)
MCH_CFG_19 DMI Lane Reversal
Low: Normal (Default)
High: Lane Reserved
MCH_CFG_6 ITPM Host Interface
Low: ITPM Host Interface enabled
High: ITPM Host Interface disabled (Default)
MCH_CFG_7 Intel (R) Management Engine Crypto
Low: Intel (R) Management Engine Crypto
TLS cipher suite with no confidentiality
High: Intel (R) Management Engine Crypto
TLS cipher suite with no confidentiality (Default)


- MCH_CFG_10 PCIe Lookback Enable
Low: Enabled
High: Disabled (Default)
MCH_CFG_12/13 XOR/ALLZ/CLOCK Un-gating
MCH_CFG_13 MCH_CFG_12 Configuration




0	1	0	1	0	1	0	1
0	0	Reserved					
1	0	XOR Mode enabled					
0	1	All-Z Mode enabled	TP39	AL34	ME_JTAG_TCK		
1	1	Normal operation (Default)	TP35	AK34	ME_JTAG_TDI		
			TP31	AN35	ME_JTAG_TDO		
			TP30	AM35	ME_JTAG_TMS		



















Place these Caps near So-Dimm1.





PROJECT : LE8
Quanta Computer Inc.









U20J

13/13 GND_NC

AC11	GND_01	NC_01	AA6
AC14	GND_02	NC_02	AC19
AC17	GND_03	NC_03	E15
AC2	GND_04	NC_04	T6
AC20	GND_05		
AC23	GND_06		
AC26	GND_07		
AC5	GND_08		
AC8	GND_09		
AF11	GND_10		
AF14	GND_11		
AF17	GND_12		
AF2	GND_13		
AF20	GND_14		
AF23	GND_15		
AF26	GND_16		
AF5	GND_17		
AF8	GND_18		
B11	GND_19		
B14	GND_20		
B17	GND_21		
B2	GND_22		
B20	GND_23		
B23	GND_24		
B26	GND_25		
B5	GND_26		
B8	GND_27		
E11	GND_28		
E14	GND_29		
E17	GND_30		
E2	GND_31		
E20	GND_32		
E23	GND_33		
E26	GND_34		
E5	GND_35		
E8	GND_36		
H2	GND_37		
H5	GND_38		
J11	GND_39		
J14	GND_40		
J17	GND_41		
K19	GND_42		
K9	GND_43		
L11	GND_44		
L12	GND_45		
L13	GND_46		
L14	GND_47		
L15	GND_48		
L16	GND_49		
L17	GND_50		
L2	GND_51		
L5	GND_52		
M12	GND_53		
M13	GND_54		
M14	GND_55		
M15	GND_56		
M16	GND_57		
P19	GND_58		
P2	GND_59		
P23	GND_60		
P26	GND_61		
P5	GND_62		
P9	GND_63		
T12	GND_64		
T13	GND_65		
T14	GND_66		
T15	GND_67		
T16	GND_68		
U11	GND_69		
U12	GND_70		
U13	GND_71		
U14	GND_72		
U15	GND_73		
U16	GND_74		
U17	GND_75		
U2	GND_76		
U23	GND_77		
U26	GND_78		
U5	GND_79		
V19	GND_80		
V9	GND_81		
W11	GND_82		
W14	GND_83		
W17	GND_84		
Y2	GND_85		
Y23	GND_86		
Y26	GND_87		
Y5	GND_88		

NB9M-NS@EV

NB9M: VGACORE +0.9V ~ +1.0V


power up sequence


PXE 1.1VDD
I/O 3.3V
NVCORE
1.8VFBDDQ



PROJECT : LE8
Quanta Computer Inc.

Size	Document Number	Rev
Custom	NV9X GND 5/5	1A
Date:	Tuesday, November 20, 2007	Sheet 17 of 44





SB Strap

ICH9-M Internal VR Enable strap
(Internal VR for Vccsus1_05, VccSus1_5 and VccCL1_5)

Low = Internal VR disable
High = Internal VR enable(Default)

ICH9-M LAN100_SLP Strap
(Internal VR for VccLAN1_05 and VccCL1_05)

Low = Internal VR disable
High = Internal VR enable(Default)

XOR Chain Entrance Strap

ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIe port config bit 1

ICH9 Boot BIOS select

STRAP	PCI_GNT0#	SPI_CS#1
SPI	0	1
PCI	1	0
LPC	1	1

(default)

*1K/F_4 R349 GNT0# 20,25
*1K/F_4 R294 SPI_CS#1_R 20

A16 swap override strap

PCI_GNT#3	Low = A16 swap override enabled Hi = Default
-----------	---



*1K/F_4 R348 GNT3# 20

No Reboot Strap
ACZ_SPKR
Low: Default Hi: No reboot

+3V R342 *1K/F_4 ACZ_SPKR 21,28

TPM physical presence
ICH_GPIO57
Low: Default




3V_55 R570 *10K/F_4 ICH_GPIO57 21
R568 100K/F_4




PROJECT : LE8
Quanta Computer Inc.


Size: Custom Document Number: ICH9-M Host 1/4
Date: Tuesday, November 20, 2007 Sheet: 19 of 44 Rev: 1A








CRT SWITCH



UMA & Discrete setting





LVDS Discrete / UMA


R150	0	NC
R149	0	NC
R148	0	NC
R463	0	NC
R457	0	NC
R451	0	NC
R91	0	NC
R155	NC	0
R154	NC	0
R153	NC	0
R461	NC	0
R460	NC	0
R452	NC	0
R92	NC	0



PROJECT : LE8
Quanta Computer Inc.

Size	Document Number	Rev
Custom	CRT CON	1A
Date:	Tuesday, November 20, 2007	Sheet 23 of 44






PROJECT : LE8
Quanta Computer Inc.

Size Custom	Document Number R5C847 PCI/1394	Rev 1/
Date: Tuesday, November 20, 2007	Sheet 25 of 44	

PCMCIA CONNECTOR

CARD-READER CONNECTOR (SD / MMC / MS)

26



PROJECT : LE8
Quanta Computer Inc.




Size	Document Number	Rev
Custom	R5C847 PCMCIA/ 3-IN-1 CON	1A
Date:	Tuesday, November 20, 2007	Sheet 26 of 44

SIO BOARD


POWER BOARD

BUTTON BOARD

27



G-SENSOR



PROJECT : LE8
Quanta Computer Inc.

Size: Custom Document Number: T/Bs & G-SENSOR Rev: 1A


Date: Tuesday, November 20, 2007 Sheet: 27 of 44

GAIN	10K GPIO RESISTORS	
	GPIO1	GPIO2
0dB	Populate	Populate
-6dB	Omit	Omit
-12dB	Populate	Omit
-16dB	Omit	Populate


Default gain is -6dB without populating the 10K ohm pull down resistors going to GPIO1 and GPIO2




PC BEEP



FOR EMI SOLUTION



MODEM/B CONN.





PROJECT : LE8
Quanta Computer Inc.


Size Custom	Document Number AUDIO CODEC+MODEM	Rev 1A
Date: Tuesday, November 20, 2007	Sheet 28 of 44	

INTERNAL SPEAKER AMPLIFIER


29



MIC-IN JACK



HEADPHONE







PROJECT : LE8
Quanta Computer Inc.

Size Custom	Document Number AMP_TPA6017 & JACKS	Rev 1A
Date: Tuesday, November 20, 2007	Sheet 29	of 44


SATA CD-ROM




SATA-HDD CONNECTOR




USB + eSATA CONNECTOR




USBX2




USB 0




USB 1




10/100M Tr: DBED2LLAN05
10/100/1G Tr: DB0ZH1LAN06




RJ45/RJ11 Connector




FINGER PRINTER




BLUETOOTH




NEWCARD




LED




EMI CAPACITORS




FAN CONTROL



EMI PAD




HOLES






Board TO Board TPM MODULE

34




KEYBOARD





For EMI request

TOUCH PAD





35






DISCHARGE











1	2	3	4	5
№ п/п	Наименование, сведения до 2007 г.	Видовая группа	Числ.	От
				гг.




DC/DC 3VPCU/5VPCU/+15V



PROJECT : LE8
Quanta Computer Inc.

Size	Document Number	Rev
Custom	3V/5V (ISL6237)	1A
Date:	Tuesday, November 20, 2007	Sheet 42 of 44



LE8 SYSTEM POWER BLOCK DIAGRAM

