


BOM MARK
E@ EXT VGA POPULATE
I@ INV VGA POPULATE
F@ FIR MODULE POPULATE
4@ 4401 10/100M POPULATE
5@ 5788 1G POPULATE

LE4 BLOCK DIAGRAM

Yonah /Calistoga /ICH-7m




Board Stack up Description


PCB Layers

- Layer 1 TOP(Component,Other)
- Layer 2 Ground Plane
- Layer 3 IN1
- Layer 4 Power Plane
- Layer 5 IN2
- Layer 6 IN3
- Layer 7 Ground Plane
- Layer 8 BOTTOM

Power On Sequencing Timing Diagram



Dothan Power-up Timing Specifications




Ta=VCC and VCCP assertion to VID[5:0] valid
Tb=VID[5:0] stable to VCC valid
Tc=BCLK stable to PWRGOOD assertion
Td=PWRGOOD to RESET# de-assertion time
Te=Vcc,boot valid to PWRGOOD assertion time

Voltage Rails

Voltage Rails	ON S0-S2	ON S3	ON S4	ON S5	Control signal
VCC_CORE Core voltage for Processor	X				VR_ON 0.726V~0.94V
VCCP Core voltage for CPU / NB	X				VR_ON
SMDDR_VTERM0.9V for DDR2 Termination voltage	X				MAINON
RVCC1.5	X	X	X		RVCC_ON
RVCC3	X	X	X		RVCCD
VCC1.5	X				MAIND
VCC2.5	X				MAINON
VCC3	X				MAIND
VCC5	X				MAIND
1.8VSUS	X	X			SUSON
3VSUS	X	X			SUSD
5VSUS	X	X			SUSD
3VPCU	X	X	X	X	VL
5VPCU	X	X	X	X	VL
9VPCU	X	X	X	X	5VPCU

ACIN POWER ON TIMING





Voltage Rails	ON S0-S1	ON S3	ON S4	ON S5	Control signal
VCC_CORE Core voltage for Processor	X				VRON
GMCH_VTT Core voltage for GMCH 1.05V	X				MAINON
SMDDR_VTERM 0.9V for DDR II Termination voltage	X				MAINON
SMDDR_VREF 0.9V for DDR II Reference Voltage	X				MAINON
GMCH_1.5V	X				MAINON
1.8VSUS 1.8V for DDR II voltage	X	X			SUSON
+2.5V	X				MAINON
3VPCU	X	X	X	X	VL
3VSUS	X	X			SUSON
+3V	X				MAINON
5VPCU	X	X	X	X	VL
5VSUS	X	X			SUSON
+5V	X				MAINON
VIN POWER SOURCE	X	X	X	X	



PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
PCI7402	AD25	REQ1# / GNT1#	PIRQ B/C/D

FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

Place these termination to close CK410M. Cause those Pin-out is for Current-Mode.





LE4 A:
Changed new function
Solved sometimes can't power on




Bypass CAPs need to follow Bypass CAP.
Routing Rule, no vias between CAP to CHIPSET VCC Pin or GND.


Tie to VCC (Logic 1) is for ITP using.
Tie to GND (Logic 0) is for PCIE using.




LE4 A:
Del this function desgin

LE4 A:
Add Cap 10p reserve for EMI E-mail
093020051211









PROJECT : LE4
Quanta Computer Inc.

Size	Document Number	Rev
	Calistoga_A (Host)	1A


Date: Tuesday, March 14, 2006 Sheet 6 of 42

















MINI CARD PCI-E

EXPRESS CARD (NEW CARD)




ICH7 Boot BIOS select			
	STRAP	GNT5# R1	GNT4# R2
LPC (default)	11	UNSTUFF	UNSTUFF
PCI	10	UNSTUFF	STUFF
SPI	01	STUFF	UNSTUFF




BOARD_ID0 GPIO21	BOARD_ID1 GPIO19	BOARD_ID2 GPIO34	BOARD_ID3 GPIO36	BOARD_ID4 GPIO37
L	L	L	L	L
L	L	L	L	H

LE3--L
LE4--H



LE4 C:
Del C386
Add C718 and C719



PROJECT : LE4
Quanta Computer Inc.



Size	Document Number	Rev
	DDR II SO-DIMM (200P)	1A


Date: Tuesday, March 14, 2006 Sheet 16 of 42

DDRII DUAL CHANNEL A, B.

DDRII A CHANNEL

DDRII B CHANNEL














2









	S0
-1.75% (DOWN)	0
0.85% (CENTER)	1




ESD PORTECTION



LE4 C:
Change D7 packing






CRT PORT



TV-OUT

LE4 C:


Change C425,C434 and C427 from 6p to 270p
Change C424,C433 and C429 from 6p to 330p
ChangeL35 size from 0603 to 0805
Add C712 ,C713 and C714



Intel CRB
150 ohm@ 100MHZ
(100mA)
6pf 16V



CX8PG181001 (180 ohm ,1.5A)

CH00606TB04 CH00606TB04




DO NOT INSERT SD/MMC, MEMORYSTICK AND XD SIMULTANEOUSLY.


3 IN1 CARD READER (push-push)




LE4 D:
change footprint form
3IN1-R009-020-XX-21P to
3IN1-R009-020-XX-21P-LE4






Supporting MMC/SD/MS Cards
Foxconn P/N:DFHS19FR012




CARD BUS



CARDBUS SLOT
FOX_1CA4C5G2-TC_CARD BUS




INT K/B



KB-CON(85201-24051)





1/27 update keymatrix as same as le1


M/B TO MODEM/B






LE4 C:
Change USBEN meaning from OC# to GPIO#

MODEM B TO B(88019-40N0)


















Modem connector











B:Change 10/100 LAN transform U23 to ST1284A(DB0MW1LAN09)



B:Change LED define




145 NGUYỄN KIM - P.7 - Q.10

ĐT: 38534176



LE4 B:


Change netname from
VR_PWRGD_CK410# to CLK_EN#

**LE4 B:** change PC68

10u 25V_1206 to 4.7u_0805

LE4 B:

Change
open-short to
bead

**LE4 B:**

Change
footprint

del PC165, PC166, PC55

LE4 B:

Add PC20 in BOM

distribute evenly between N side and S side, preferably on secondary side.

LE4 A:

(30,36,38,39,41) HWPG

(4,12) ICH DPRSTP#

(14) PM DPRSLPVR

PC161 100P_50V_4

PC162 100U/25V+

PC163 0.22U_10V_6

PC164 0.1U_10V_4

PC165 0.1U_10V_4

PC166 0.1U_10V_4

PC167 0.1U_10V_4

PC168 0.1U_10V_4

PC169 0.1U_10V_4

PC170 0.1U_10V_4

PC171 0.1U_10V_4

PC172 0.1U_10V_4

PC173 0.1U_10V_4

PC174 0.1U_10V_4

PC175 0.1U_10V_4

PC176 0.1U_10V_4

PC177 0.1U_10V_4

PC178 0.1U_10V_4

PC179 0.1U_10V_4

PC180 0.1U_10V_4

PC181 0.1U_10V_4

PC182 0.1U_10V_4

PC183 0.1U_10V_4

PC184 0.1U_10V_4

PC185 0.1U_10V_4

PC186 0.1U_10V_4

PC187 0.1U_10V_4

PC188 0.1U_10V_4

PC189 0.1U_10V_4

PC190 0.1U_10V_4

PC191 0.1U_10V_4

PC192 0.1U_10V_4

PC193 0.1U_10V_4

PC194 0.1U_10V_4

PC195 0.1U_10V_4

PC196 0.1U_10V_4

PC197 0.1U_10V_4

PC198 0.1U_10V_4

PC199 0.1U_10V_4

PC200 0.1U_10V_4

PC201 0.1U_10V_4

PC202 0.1U_10V_4

PC203 0.1U_10V_4

PC204 0.1U_10V_4

PC205 0.1U_10V_4

PC206 0.1U_10V_4

PC207 0.1U_10V_4

PC208 0.1U_10V_4

PC209 0.1U_10V_4

PC210 0.1U_10V_4

PC211 0.1U_10V_4

PC212 0.1U_10V_4

PC213 0.1U_10V_4

PC214 0.1U_10V_4

PC215 0.1U_10V_4

PC216 0.1U_10V_4

PC217 0.1U_10V_4

PC218 0.1U_10V_4

PC219 0.1U_10V_4

PC220 0.1U_10V_4

PC221 0.1U_10V_4

PC222 0.1U_10V_4

PC223 0.1U_10V_4

PC224 0.1U_10V_4

PC225 0.1U_10V_4

PC226 0.1U_10V_4

PC227 0.1U_10V_4

PC228 0.1U_10V_4

PC229 0.1U_10V_4

PC230 0.1U_10V_4

PC231 0.1U_10V_4

PC232 0.1U_10V_4

PC233 0.1U_10V_4

PC234 0.1U_10V_4

PC235 0.1U_10V_4

PC236 0.1U_10V_4

PC237 0.1U_10V_4

PC238 0.1U_10V_4

PC239 0.1U_10V_4

PC240 0.1U_10V_4

PC241 0.1U_10V_4

PC242 0.1U_10V_4

PC243 0.1U_10V_4

PC244 0.1U_10V_4

PC245 0.1U_10V_4

PC246 0.1U_10V_4

PC247 0.1U_10V_4

PC248 0.1U_10V_4

PC249 0.1U_10V_4

PC250 0.1U_10V_4

PC251 0.1U_10V_4

PC252 0.1U_10V_4

PC253 0.1U_10V_4

PC254 0.1U_10V_4

PC255 0.1U_10V_4

PC256 0.1U_10V_4

PC257 0.1U_10V_4

PC258 0.1U_10V_4

PC259 0.1U_10V_4

PC260 0.1U_10V_4

PC261 0.1U_10V_4

PC262 0.1U_10V_4

PC263 0.1U_10V_4

PC264 0.1U_10V_4

PC265 0.1U_10V_4

PC266 0.1U_10V_4

PC267 0.1U_10V_4

PC268 0.1U_10V_4

PC269 0.1U_10V_4

PC270 0.1U_10V_4

PC271 0.1U_10V_4

PC272 0.1U_10V_4

PC273 0.1U_10V_4

PC274 0.1U_10V_4

PC275 0.1U_10V_4

PC276 0.1U_10V_4

PC277 0.1U_10V_4

PC278 0.1U_10V_4

PC279 0.1U_10V_4

PC280 0.1U_10V_4

PC281 0.1U_10V_4

PC282 0.1U_10V_4

PC283 0.1U_10V_4

PC284 0.1U_10V_4

PC285 0.1U_10V_4

PC286 0.1U_10V_4

PC287 0.1U_10V_4

PC288 0.1U_10V_4

PC289 0.1U_10V_4

PC290 0.1U_10V_4

PC291 0.1U_10V_4

PC292 0.1U_10V_4

PC293 0.1U_10V_4

PC294 0.1U_10V_4

PC295 0.1U_10V_4

PC296 0.1U_10V_4

PC297 0.1U_10V_4

PC298 0.1U_10V_4

PC299 0.1U_10V_4

PC300 0.1U_10V_4

PC301 0.1U_10V_4

PC302 0.1U_10V_4

PC303 0.1U_10V_4

PC304 0.1U_10V_4

PC305 0.1U_10V_4

PC306 0.1U_10V_4

PC307 0.1U_10V_4

PC308 0.1U_10V_4

PC309 0.1U_10V_4

PC310 0.1U_10V_4

PC311 0.1U_10V_4

PC312 0.1U_10V_4

PC313 0.1U_10V_4

PC314 0.1U_10V_4

PC315 0.1U_10V_4

PC316 0.1U_10V_4

PC317 0.1U_10V_4

PC318 0.1U_10V_4

PC319 0.1U_10V_4

PC320 0.1U_10V_4

PC321 0.1U_10V_4

PC322 0.1U_10V_4

PC323 0.1U_10V_4

PC324 0.1U_10V_4

PC325 0.1U_10V_4

PC326 0.1U_10V_4

PC327 0.1U_10V_4

PC328 0.1U_10V_4

PC329 0.1U_10V_4

PC330 0.1U_10V_4

PC331 0.1U_10V_4

PC332 0.1U_10V_4

PC333 0.1U_10V_4

PC334 0.1U_10V_4

PC335 0.1U_10V_4

PC336 0.1U_10V_4

PC337 0.1U_10V_4

PC338 0.1U_10V_4

PC339 0.1U_10V_4

PC340 0.1U_10V_4

PC341 0.1U_10V_4

PC342 0.1U_10V_4

PC343 0.1U_10V_4

PC344 0.1U_10V_4

PC345 0.1U_10V_4

PC346 0.1U_10V_4

PC347 0.1U_10V_4

PC348 0.1U_10V_4

PC349 0.1U_10V_4

PC350 0.1U_10V_4

PC351 0.1U_10V_4

PC352 0.1U_10V_4

PC353 0.1U_10V_4

PC354 0.1U_10V_4

PC355 0.1U_10V_4

PC356 0.1U_10V_4

PC357 0.1U_10V_4

PC358 0.1U_10V_4

PC359 0.1U_10V_4

PC360 0.1U_10V_4

PC361 0.1U_10V_4

PC362 0.1U_10V_4

PC363 0.1U_10V_4

PC364 0.1U_10V_4

PC365 0.1U_10V_4

PC366 0.1U_10V_4

PC367 0.1U_10V_4

PC368 0.1U_10V_4

PC369 0.1U_10V_4


PC370 0.1U_10V_4

PC371 0.1U_10V_4


PC372 0.1U_10V_4


PC373 0.1U_10V_4

PC374 0.1U_10V_4









MODEL	REV	CHANGE LIST		CW3 M/B	
				FROM	TO
CW3 M/B	1A	0316~0317	1. ADD EMI Solution (Per EMI Team suggestion)	A1A	