


PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : SGND1
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : BOT

- VCC_CORE
MAX8736
- VCC1.5
G966
- VCC1.05
MAX1933
- VCC1.25
- 1.8VSUS
TPS51116
- 3VPCU
RVCC3
3VSUS
VCC3
5VPCU
RVCC5
5VSUS
VCC5
MAXIM
MAX8744ETJ+ Page: 26

PL3 Block Diagram



Page 01:	Block diagram
Page 02:	Table of contents
Page 03:	Clock generator ICS9PR363
Page 04:	Merom(Host Bus)
Page 05:	Merom(Power)
Page 06:	CPU Thermal/Fan Control
Page 07:	Crestline A(Host)
Page 08:	Crestline B(VGA,DMI)
Page 09:	Crestline C(DDR2)
Page 10:	Crestline D(VCC)
Page 11:	Crestline E(Power)
Page 12:	Crestline F(VSS)
Page 13:	Crestline (Straps)
Page 14:	Panel LCD/CRT
Page 15:	DDR2 SODIMM
Page 16:	DDR2 Termination
Page 17:	ICH8M (Host)
Page 18:	ICH8M (PCIE)
Page 19:	ICH8M (GPIO)
Page 20:	ICH8M (Power)
Page 21:	R5C832 (PCI)
Page 22:	R5C832 (4in1)
Page 23:	SD/MS/xD Connector
Page 24:	PCIE LAN 88E8039
Page 25:	Mini PCIE/EMI
Page 26:	SATA/ODD Connector
Page 27:	CODEC(CX20549)
Page 28:	Audio Amplifier MAX9789A
Page 29:	CONEXTANT MDC
Page 30:	Kerboard/USB
Page 31:	TP/LED/SW
Page 32:	KBC uR PC8769
Page 33:	KBC PC87541
Page 34:	CPU CORE MAX8736
Page 35:	VCC1.05
Page 36:	1.8VSUS/VCC1.5/VCC1.25
Page 37:	3VPCU/5VPCU
Page 38:	Battery Charger
Page 39:	Battery Connector

Voltage Rails

Power	Voltage	ON S0-S2	ON S3	ON S4	ON S5	Ctl Signal
9VPCU	9V	V	V	V	V	
5VPCU	5V	V	V	V	V	
3VPCU	3V	V	V	V	V	
RVCC3	3V	V	V	V		RVCC_ON
5VSUS	5V	V	V			SUSON
3VSUS	3V	V	V			SUSON
1.8VSUS	1.8V	V	V			SUSON
VCC5	5V	V				MAINON
VCC3	3V	V				MAINON
VCC1.5	1.5V	V				MAINON
VCC1.25	1.25V	V				MAINON
VCC1.05	1.05V	V				MAINON
SMDDR_VTERM	0.9V	V				MAINON
VCC_CORE	By CPU	V				VR_ON


PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 8 : BOT

PCI DEVICES IRQ ROUTING

PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD17	INTA# ,INTB#	RICOH832

Power On Sequence





Quanta Computer Inc.

PROJECT : PL3

Size	Document Number	Rev
	System Information	A
Date:	Wednesday, January 10, 2007	Sheet 2 of 38


Clock Generator








BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz

Clock Gen I2C








CPU Thermal Sensor


6




<check list>
Layout Note: Routing 10:10 mils and away from noise source with ground gard

CPU FAN Control

Thermal Trip



<CRB & Design guide>
Layout Note: Thermal trip should connect to ICH8 & GMCH without T-ing (ZS1 default NC)





$$\text{FANPWR} = 1.6 \cdot \text{VSET}$$













Quanta Computer Inc.
PROJECT : PL3



Size	Document Number	Rev
	Thermal/FAN Control	A
Date:	Wednesday, January 10, 2007	Sheet 6 of 38













All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal
CFG[17:3] Have internal Pull-up
CFG[18:19] Have internal Pull-down
Any CFG signal strapping option not list below should be left NC Pin


Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port



CRT PORT




LCD CONNECTOR






14

PANEL VCC CONTROL



LID SWITCH








DDRII DUAL CHANNEL A, B.

16



DDRII A CHANNEL



DDRII B CHANNEL



Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM



Quanta Computer Inc.
PROJECT : PL3

Size Document Number
DDR2 RES.ARRAY
Date: Wednesday, January 10, 2007 Sheet 16 of 38 Rev A

SB Strap

Internal VR Enable :
VccSus1.05,VccSus1.5,VccCL1.5





INTVRMEN	Low = Internal VR disable High = Internal VR enable(Default)
----------	---

Internal VR Enable :
VccLAN1.05,VccCL1.05

LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)
------------	---

XOR Chain Entrance Strap

ICH_RSVD0	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIe port config bit 1





Quanta Computer Inc.

Size

Document Number


R5C832-1394/SD

Rev



REV
A

Date: Wednesday, January 10, 2007





Sheet 21 of 38






Mini PCI-E Card





	MDI000	MDI001
SD/MMC	L	H
MS	H	L
xD	L	L



17	PDD[0..15]			PDD[0..15]
17	PDDREQ			PDDREQ
17	PDIOW#			PDIOW#
17	PDIOR#			PDIOR#
17	PDIORDY			PDIORDY
17	PDDACK#			PDDACK#
17	IRQ14			IRQ14
17	PDA1			PDA1
17	PDA0			PDA0
17	PDCS1#			PDCS1#
17	PDA2			PDA2
17	PDCS3#			PDCS3#















 Quanta Computer Inc. PROJECT : PL3		
Size	Document Number Audio codec	Rev A
Date:	Wednesday, January 10, 2007	Sheet 26 of 38

AUDIO AMPLIFIER


27




C test change: gain value change to 10dB


Headphone out


change p/n:FROM CX080600002T0 X080600037 B-TEST



Int. Stereo Speakers













INT Keyboard

INT K/B




EMI







REV_2A 8/03 Add 2'nd source


EMI PAD





Modem
















change1:SMBUS clock to data wrong connection

change2:change SMDDR_VTERM to SMDDR_VREF_DIMM in page 15
SMDDR_VREF_DIMM is from SMDDR_VREF;
wrong connection of SMDDR_VTERM and SMDDR_VREF

change 3:should unstuff PR114

change 4:change LPC schematic to
match ZH3 debug card

change 5:PR105 change from
20K to 11K.VCC1.05 change
from 1.5V to 1.05V

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCo
Date:	Wednesday, January 10, 2007	Sheet 38 of 38