

PCB STACK UP

8L

QL8(15.4W) BLOCK DIAGRAM

01

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : SGND1
LAYER 5 : SVCC
LAYER 6 : IN2
LAYER 7 : SGND2
LAYER 8 : BOT

Docking

CRT
LAN/RJ-45
Headphone Jack
USB Port

PAGE 34

SYSTEM CHARGER(ISL6251AHAZ-T)
PAGE 35


SYSTEM POWER ISL6237IRZ-T
PAGE 36

VCCP +1.5V AND GMCH
1.05V(RT8204)
PAGE 37

CPU CORE ISL6266A
PAGE 38


VGACORE(1.025V)Oz8118
PAGE 39

DDR II SMDR_VTERM
1.8V/1.8VSUS(TPSS1116REGR)
PAGE 40




PROJECT : QL8
Quanta Computer Inc.

Size Custom	Document Number Block Diagram	Rev 3A
Date: Wednesday, April 02, 2008 Sheet 1 of 45		









MCH_CFG_5 DMi2 selection

Low: DMi2
High: DMi4 (Default)
MCH_CFG_9 PCI Express Graphic Lane

Low: Reverse Lane
High: Normal operation(Default)
MCH_CFG_19 DMI Lane Reversal

Low: Normal (Default)
High: Lane Reserved
MCH_CFG_6 ITPM Host Interface

Low: ITPM Host Interface enabled
High: ITPM Host Interface disabled (Default)
MCH_CFG_7 Intel (R) Management Engine Crypto

Low: Intel (R) Management Engine Crypto
TLS cipher suite with no confidentiality
High: Intel (R) Management Engine Crypto
TLS cipher suite with no confidentiality (Default)

MCH_CFG_10 PCIe Lookback Enable

Low: Enabled
High: Disabled (Default)
MCH_CFG_12/13 XOR/ALLZ/CLOCK Un-gating

MCH_CFG_13 MCH_CFG_12 Configuration

0	0	Reserved
1	0	XOR Mode enabled
0	1	All-Z Mode enabled
1	1	Normal operation (Default)

MCH_CFG_13 MCH_CFG_12 Configuration

0	0	Reserved
1	0	XOR Mode enabled
0	1	All-Z Mode enabled
1	1	Normal operation (Default)

MCH_CFG_13 MCH_CFG_12 Configuration

0	0	Reserved
1	0	XOR Mode enabled
0	1	All-Z Mode enabled
1	1	Normal operation (Default)

MCH_CFG_13 MCH_CFG_12 Configuration

0	0	Reserved
1	0	XOR Mode enabled
0	1	All-Z Mode enabled
1	1	Normal operation (Default)

MCH_CFG_13 MCH_CFG_12 Configuration

0	0	Reserved
1	0	XOR Mode enabled
0	1	All-Z Mode enabled
1	1	Normal operation (Default)

MCH_CFG_13 MCH_CFG_12 Configuration

0	0	Reserved
1	0	XOR Mode enabled
0	1	All-Z Mode enabled
1	1	Normal operation (Default)

MCH_CFG_13 MCH_CFG_12 Configuration

0	0	Reserved
1	0	XOR Mode enabled
0	1	All-Z Mode enabled
1	1	Normal operation (Default)

MCH_CFG_13 MCH_CFG_12 Configuration

0	0	Reserved
1	0	XOR Mode enabled
0	1	All-Z Mode enabled
1	1	Normal operation (Default)

MCH_CFG_13 MCH_CFG_12 Configuration

0	0	Reserved
1	0	XOR Mode enabled
0	1	All-Z Mode enabled
1	1	Normal operation (Default)

MCH_CFG_13 MCH_CFG_12 Configuration

0	0	Reserved
1	0	XOR Mode enabled
0	1	All-Z Mode enabled
1	1	Normal operation (Default)

MCH_CFG_13 MCH_CFG_12 Configuration

0	0	Reserved
1	0	XOR Mode enabled
0	1	All-Z Mode enabled
1	1	Normal operation (Default)

MCH_CFG_13 MCH_CFG_12 Configuration





0	0	Reserved
1	0	XOR Mode enabled
0	1	All-Z Mode enabled
1	1	Normal operation (Default)

MCH_CFG_13 MCH_CFG_12 Configuration

0	0	Reserved
1	0	XOR Mode enabled
0	1	All-Z Mode enabled
1	1	Normal operation (Default)

MCH_CFG_13 MCH_CFG_12 Configuration

0	0	Reserved
1	0	XOR Mode enabled
0	1	All-Z Mode enabled
1	1	Normal operation (Default)




PROJECT : QL8
Quanta Computer Inc.

Size Custom Document Number
Cantiga DMI/DISP 2/5

Date: Tuesday, April 08, 2008 Sheet 6 of 45






Rev 3A

[10] M_A_DQ[63:0]




DDR SYSTEM MEMORY A

CANTIGA_PM








[10] M_B_DQ[63:0]




DDR SYSTEM MEMORY B


CANTIGA_PM



PROJECT : QL8
Quanta Computer Inc.


Size Custom Document Number Cantiga DDR2 3/5 Rev 3A
Date: Tuesday, April 08, 2008 Sheet 7 of 45








DDRII DUAL CHANNEL A, B.

DDRII A CHANNEL




Layout note: Place one cap close to every 2 pullup resistors terminated to SMDR_VTERM

DDRII B CHANNEL



M_B_A[14..0] M_B_A[14..0] [7..10]
M_A_A[14..0] M_A_A[14..0] [7..10]





+0.9VSMVTT [40]
+3V [2,4,6,9,10,12,14,15,19,20,21,22,23,24,26,27,28,30,31,32,33,34,38,41]








PROJECT : QL8
Quanta Computer Inc.

Size Custom	Document Number DDR2 termination	Rev 3A
Date: Tuesday, April 08, 2008	Sheet 11 of 45	










NB9P-GE2 (G96) Straps NB9M-GE (G98) Straps GPIO ASSIGNMENTS


GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOTPLUG
1	IN	N/A	SECONDARY DVI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVDD VID0
6	OUT	N/A	NVVDD VID1
7	OUT	N/A	FBVDD VID0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL OR HDMI_CEC
14	OUT	HIGH	PS CONTROL





SEE Datasheet for details on G9x Straps!

Logical Strap Bit Mapping

DB	9P-GE2 Qimonda	9M-GS-Hynix	5K	1000	0000
R425	CS33482FB22	CS34532FB18	10K	1001	0001
	35K	45K	15K	1010	0010
			20K	1011	0011
R429	CS24992FB26	CS24992FB26	25K	1100	0100
	4.99K	10K	30K	1101	0101
			35K	1110	0110
			45K	1111	0111





NVVDD Decoupling



Follow Design Guide DG-03276-001 4.7uFx3
and 0.47x10 uF instead of 0.1uF x10




NB9M: VGACORE +0.90V (Normal) , +1.09V

power up sequence




PROJECT : QL8
Quanta Computer Inc.

Size	Document Number	Rev
Custom	NV9X (POWER & GND) 5/5	3A
Date: Tuesday, April 06, 2008	Sheet 16 of 45	



CS14752FB11 RES CHIP 475 1/16W +-1%(0402)

(By pass capacitor)






For DB:

NB9P : AKD59G-T502(Samsung,32M*16)


NB9M : AKD5FG-TW31(Hynix,32M*16)

AKD5FG-T*03(Qimonda 32M*16)



256Mb : AKD5JGAT*05
512Mb : AKD59G-T*01

PROJECT : QL8
Quanta Computer Inc.


Size Custom	Document Number NV9X VRAM-1(GDDR2 BGA84)	Rev 3A
Date: Tuesday, April 08, 2008	Sheet 17 of 45	




NB9P-GE2/NB9P-GS/NB9M: 50% FBVDD
NB9M-GE:50% , R80(1K)



CS14752FB11 RES CHIP 475 1/16W +1%(0402)



NB9P-GE2/NB9P-GS/NB9M: 50% FBVDD
NB9M-GE: 50% , R480 (1K)








[13] VMC_DQ[63..0]
[13] VMC_DM[7..0]
[13] VMC_WDQS[7..0]
[13] VMC_RDQS[7..0]

For DV1:


NB9P AKD5FG-T*03 IC SDRAM(84P)HYB18T512161B2F-25(TFBGA) Qimonda
NB9M AKD5FG-TW31 IC SDRAM(84P)HY5PS121621CFP-25(FBGA) Hynix

NB5	PROJECT : QL8 Quanta Computer Inc.	
	Size Custom	Document Number NV9X VRAM-2(GDDR2 BGA84)
Date: Tuesday, April 08, 2008	Sheet 18 of 45	Rev 3A





For UMA HDMI function







*1K/F 4 R289 GNT3# [22]




Size Custom	Document Number ICH9-M Host 1/4	Rev 3A
Date: Tuesday, April 08, 2008		Sheet 21 of 45




	Board	ID 3	ID 2	ID 1	ID 0
QL8	UMA	0	0	0	0
	9M	0	0	0	1
	9P	0	0	1	0
	Board	ID 3	ID 2	ID 1	ID 0
TW8	UMA	0	1	0	1
	9M	0	1	1	0
	9P	0	1	1	1








For RTS5158




Co-lay card reader






PORT	PLACE TO
MONO_OUT	X
PORT A	HP OUT
PORT B	M/B MIC
PORT C	X
PORT D	Internal Speakers
PORT E	X
PORT F	X
DM	DIGITAL MIC




TO AUDIO/B CON.



BLUETOOTH

Audio



SA_A# -->EXT HP
SA_B# -->EXT MIC
Audio JACK: Normal Open


PROJECT : QL8
Quanta Computer Inc.

Size Custom	Document Number Azalia ALC268	Rev 3A
Date: Tuesday, April 08, 2008		
Sheet 26 of 45		

27








LED



Size Custom	Document Number AMP_TPA6017/Accelerometer	Rev 3A
Date: Tuesday, April 08, 2008		Sheet 27 of 45

E : Stuffed for 8102E(10/100)




Link

DB0AT9LAN05

DB0ZB1LAN04


T : Stuffed for RTL8111C(10/100/1000)

E : Stuffed for 8102E(10/100)



For Giga must change L65 to Inductor (Chipset include switch power)
+CTRL18 will become to switch power phase

L54 for Giga lan use 4.7uH power choke
A>500mA tolerance ±15%



Power domain chart

	RTL8111B / RTL8101E	RTL8111C
LANVCC	3.3V	3.3V
LAN_D1.8	1.8V	1.2V
LAN_A1.8	1.8V	1.2V
LAN_D1.5	1.5V	1.2V



PROJECT : QL8
Quanta Computer Inc.


Size
A3

Document Number
LAN Power



Rev
3A

Date: Tuesday, April 08, 2008

Sheet 29 of 45




SATA_1 CONNECTOR







NEWCARD

NEWCARD (PCIEXPRESS*1 + USB*1)



Change CN15#31,32 as ME request for Hole pad
expcard-48303-0042-26p-l-q16 as ME modify Pad size(pin31,32)
Move CN15#29,30 Pin as ME request(Molex confirm drawing)






1. +3VPCU(LIDSWITCH PWR)
2. +3V
3. LIDSWITCH
4. GND
5. GND
6. POWERON#
7. NC
8. NC


Close to U21 For EMI





POWER BOTTON CONNECT




E-SATA/USB COMBO



change to G545A2P8U 2A




KEYBOARD PULL-UP



PROJECT : QL8
Quanta Computer Inc.


Size	Document Number	Rev
Custom	KB/CAP/POWER CONN	3A
Date: Tuesday, April 08, 2008	Sheet 31 of 45	

PV-DEL R552




TOUCH PAD CONNECTOR

PV-DEL L29





DFFC12FR293


PV modify footprint for N-ZIF



TOUCH PAD L/R




Socket: DG008000031
MXIC: AKE5GFK0Z09




PROJECT : QL8
Quanta Computer Inc.



Size	Document Number	Rev
Custom	KB3926/ROM/TP	3A
Date: Tuesday, April 08, 2008	Sheet 32 of 45	


Mini PCI-E Card 1
WLAN




Mini PCI-E Card 2
WWAN& Robson








5					4									
DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+12V_ALW														




VCCP1.05V & +1.5V

+1.05Volt +/- 5%
 Countinue current 6A
 Peak current:8A
 OCP minimum 12A



PROJECT : QL8
 Quanta Computer Inc.

Size B	Document Number +1.05V/+1.5V (RT8204)	Rev 3A
Date: Tuesday, April 08, 2008	Sheet 37 of 45	



Merom: VCC_CORE/ 44A
Yonah: VCC_CORE/ 36A

