


R03/V03 UMA BLOCK DIAGRAM




power State	+RTC_CELL	+DC_IN +DC_IN_SS +PWR_SRC +5V_ALW_2 +3.3V_ALW +5V_ALW +15V_ALW +3.3V_LAN (for V03)	+VCHGR +PWR_SRC +5V_ALW_2 +3.3V_ALW +5V_ALW +15V_ALW +3.3V_LAN (for V03)	+5V_SUS +3.3V_SUS +1.5V_SUS +1.5V_CPU +DDR_VTTREF +3.3V_LAN (for R03)	+VCC_CORE +1.05V_PCH +5V_RUN +3.3V_RUN +1.8V_RUN +1.5V_RUN +VCCSA +0.75V_DDR_VTT +LCDVCC +VCC_GFX_CORE	
S0	ON	ON	ON	ON	ON	
S1						
S3	ON	ON	ON	ON	OFF	
S4/S5 AC	ON	ON				
S4/S5 DC Only	ON		ON	OFF	OFF	
AC/DC No Exist	ON	OFF	OFF	OFF	OFF	

SMBCLK SMBDATA								
SMB_CLK_ME1 SMB_DAT_ME1								
AB1A_CLK AB1A_DATA								

<http://hobi-elektronika.net>


5	4	3	2	1
D				D
C				C
B				B
A				A

Sandy Bridge Processor (DMI, PEG, FDI)




Programming Disable eDP interface(BIOS)

DP & PEG Compensation





eDP Hot-plug (Disable)




Sandy Bridge Processor (CLK,MISC,JTAG)

follow SS8: SNB_IVB# N.A at SNB EDS #27637 0.7v1




Follow #DG1.0 436735 P107
DRAMRST# Routing Illustration



Quanta Computer Inc.
PROJECT : R03/V03

Sandy Bridge Processor (DDR3)




Sandy Bridge Processor (POWER)

POWER


CPU VTT

SNB 45W:8.5A
330uF/6mohm x 2
22uF x 12
22uF x 7 (Non-stuff)



CPU VGT

SNB 45W:22A
22uF x 12



Sandy Bridge Processor (GRAPHIC POWER)

POWER

SENSE LINES

VAXG_SENSE
VSSAXG_SENSE

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

VCCSA_SENSE

VCCSA_VID0

VCCSA_VID1

VCCSA_VID2

VCCSA_VID3

VCCSA_VID4

VCCSA_VID5

VCCSA_VID6

VCCSA_VID7

VCCSA_VID8

VCCSA_VID9

VCCSA_VID10

VCCSA_VID11

VCCSA_VID12

VCCSA_VID13

VCCSA_VID14

VCCSA_VID15

VCCSA_VID16

VCCSA_VID17

VCCSA_VID18

VCCSA_VID19

VCCSA_VID20

VCCSA_VID21

VCCSA_VID22

VCCSA_VID23

VCCSA_VID24

VCCSA_VID25

VCCSA_VID26

VCCSA_VID27

VCCSA_VID28

VCCSA_VID29

VCCSA_VID30

VCCSA_VID31

VCCSA_VID32

VCCSA_VID33

VCCSA_VID34

VCCSA_VID35

VCCSA_VID36

VCCSA_VID37

VCCSA_VID38

VCCSA_VID39

VCCSA_VID40

VCCSA_VID41

VCCSA_VID42

VCCSA_VID43

VCCSA_VID44

VCCSA_VID45

VCCSA_VID46

VCCSA_VID47

VCCSA_VID48

VCCSA_VID49

VCCSA_VID50

VCCSA_VID51

VCCSA_VID52

VCCSA_VID53

VCCSA_VID54

VCCSA_VID55

VCCSA_VID56

VCCSA_VID57

VCCSA_VID58

VCCSA_VID59

VCCSA_VID60

VCCSA_VID61

VCCSA_VID62

VCCSA_VID63

VCCSA_VID64

VCCSA_VID65

VCCSA_VID66

VCCSA_VID67

VCCSA_VID68

VCCSA_VID69

VCCSA_VID70

VCCSA_VID71

VCCSA_VID72

VCCSA_VID73

VCCSA_VID74

VCCSA_VID75

VCCSA_VID76

VCCSA_VID77

VCCSA_VID78

VCCSA_VID79

VCCSA_VID80

VCCSA_VID81

VCCSA_VID82

VCCSA_VID83

VCCSA_VID84

VCCSA_VID85

VCCSA_VID86

VCCSA_VID87

VCCSA_VID88

VCCSA_VID89

VCCSA_VID90

VCCSA_VID91

VCCSA_VID92

VCCSA_VID93

VCCSA_VID94

VCCSA_VID95

VCCSA_VID96

VCCSA_VID97

VCCSA_VID98

VCCSA_VID99

VCCSA_VID100

VCCSA_VID101

VCCSA_VID102

VCCSA_VID103

VCCSA_VID104

VCCSA_VID105

VCCSA_VID106

VCCSA_VID107

VCCSA_VID108

VCCSA_VID109

VCCSA_VID110

VCCSA_VID111

VCCSA_VID112

VCCSA_VID113

VCCSA_VID114

VCCSA_VID115

VCCSA_VID116

VCCSA_VID117

VCCSA_VID118

VCCSA_VID119

VCCSA_VID120

VCCSA_VID121

VCCSA_VID122

VCCSA_VID123

VCCSA_VID124

VCCSA_VID125

VCCSA_VID126

VCCSA_VID127

VCCSA_VID128

VCCSA_VID129

VCCSA_VID130

VCCSA_VID131

VCCSA_VID132

VCCSA_VID133

VCCSA_VID134

VCCSA_VID135

VCCSA_VID136

VCCSA_VID137

VCCSA_VID138

VCCSA_VID139

VCCSA_VID140

VCCSA_VID141

VCCSA_VID142

VCCSA_VID143

VCCSA_VID144

VCCSA_VID145

VCCSA_VID146

VCCSA_VID147

VCCSA_VID148

VCCSA_VID149

VCCSA_VID150

VCCSA_VID151

VCCSA_VID152

VCCSA_VID153

VCCSA_VID154

VCCSA_VID155

VCCSA_VID156

VCCSA_VID157

VCCSA_VID158

VCCSA_VID159

VCCSA_VID160

VCCSA_VID161

VCCSA_VID162

VCCSA_VID163

VCCSA_VID164

VCCSA_VID165

VCCSA_VID166

VCCSA_VID167

VCCSA_VID168

VCCSA_VID169

VCCSA_VID170

VCCSA_VID171

VCCSA_VID172

VCCSA_VID173

VCCSA_VID174

VCCSA_VID175

VCCSA_VID176

VCCSA_VID177

VCCSA_VID178

VCCSA_VID179

VCCSA_VID180

VCCSA_VID181

VCCSA_VID182

VCCSA_VID183

VCCSA_VID184

VCCSA_VID185

VCCSA_VID186

VCCSA_VID187

VCCSA_VID188

VCCSA_VID189

VCCSA_VID190

VCCSA_VID191

VCCSA_VID192

VCCSA_VID193

VCCSA_VID194

VCCSA_VID195

VCCSA_VID196

VCCSA_VID197

VCCSA_VID198

VCCSA_VID199

VCCSA_VID200

VCCSA_VID201

VCCSA_VID202

VCCSA_VID203

VCCSA_VID204

VCCSA_VID205

VCCSA_VID206

VCCSA_VID207

VCCSA_VID208


VCCSA_VID209

VCCSA_VID210

VCCSA_VID211

</

Sandy Bridge Processor (RESERVED, CFG)



The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP

Disable; No physical DP attached to eDP






PROJECT : R03/V03

Size	Document Number	Rev
	Sandy Bridge 5/5	2A
Date:	Monday, January 24, 2011	Sheet 8 of 42

Cougar Point (DMI, FDI, PM)

PCH Pull-high/low(CLG)




On Die DSW VR Enable

High = Enable (Default)

Low = Disable

System PWR_OK(CLG)



<http://hobi-elektronika.net>



Quanta Computer Inc.

PROJECT : R03/V03

Size	Document Number	Rev
	Cougar Point 1/7	2A
Date:	Monday, January 24, 2011	Sheet 9 of 42

5 4 3 2 1

0

Cougar Point (HDA, JTAG, SATA)

5% fine (Intel), 210->200 (PDDG, Intel) MP remove(Intel)

Take care while using GPIO19 for Hot Plug function

PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_SUS R41 1K 4 NC ACZ_SPKR
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	+3.3V_SUS R146 1K 4 NC ACZ_SDO
Del 0510			Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL R434 330K/J 4 PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	+3.3V_SUS R118 1K 4 ACZ_SYNC R

http://hobi-elektronika.net

Quanta Computer Inc.
PROJECT : R03/V03
Cougar Point 3/7
Date: Monday, January 24, 2011 Sheet 11 of 42

5 4 3 2 1

0

Cougar Point (HDA, JTAG, SATA)

5% fine (Intel), 210->200 (PDDG, Intel) MP remove(Intel)

Take care while using GPIO19 for Hot Plug function

PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_SUS R41 1K 4 NC ACZ_SPKR
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	+3.3V_SUS R146 1K 4 NC ACZ_SDO
Del 0510			Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL R434 330K/J 4 PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	+3.3V_SUS R118 1K 4 ACZ_SYNC R

http://hobi-elektronika.net

Quanta Computer Inc.
PROJECT : R03/V03
Cougar Point 3/7
Date: Monday, January 24, 2011 Sheet 11 of 42

5 4 3 2 1

0

Cougar Point (HDA, JTAG, SATA)

5% fine (Intel), 210->200 (PDDG, Intel) MP remove(Intel)



Take care while using GPIO19 for Hot Plug function

PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_SUS R41 1K 4 NC ACZ_SPKR
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	+3.3V_SUS R146 1K 4 NC ACZ_SDO
Del 0510			Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL R434 330K/J 4 PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	+3.3V_SUS R118 1K 4 ACZ_SYNC R

http://hobi-elektronika.net

Quanta Computer Inc.
PROJECT : R03/V03
Cougar Point 3/7
Date: Monday, January 24, 2011 Sheet 11 of 42 Rev 2A



5 4 3 2 1

0

Cougar Point (HDA, JTAG, SATA)

U16A

RTC

IHDA

JTAG

SPI

SATA

ESATA

SATA HDD/SSD

SATA ODD

Take care while using GPIO19 for Hot Plug function

PCH JTAG Debug (CLG)

5% fine (Intel), 210->200 (PDDG, Intel) MP remove(Intel)

SMIB# change to High active, PD 10k to GND

Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91

Del 0510

Should be always pull-up

PROJECT : R03/V03

Cougar Point 3/7

Monday, January 24, 2011

Sheet 11 of 42

Rev 2A

http://hobi-elektronika.net

5 4 3 2 1

0

Cougar Point (HDA, JTAG, SATA)

U16A

RTC

IHDA

JTAG

SPI

SATA

ESATA

SATA HDD/SSD

SATA ODD

Take care while using GPIO19 for Hot Plug function

PCH JTAG Debug (CLG)

5% fine (Intel), 210->200 (PDDG, Intel) MP remove(Intel)

SMIB# change to High active, PD 10k to GND

Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91

Del 0510

Should be always pull-up

PROJECT : R03/V03

Cougar Point 3/7

Monday, January 24, 2011

Sheet 11 of 42

Rev 2A

http://hobi-elektronika.net

5 4 3 2 1

0

Cougar Point (HDA, JTAG, SATA)

U16A

RTC

IHDA

JTAG

SPI

SATA

ESATA

SATA HDD/SSD

SATA ODD

Take care while using GPIO19 for Hot Plug function

PCH JTAG Debug (CLG)

5% fine (Intel), 210->200 (PDDG, Intel) MP remove(Intel)

SMIB# change to High active, PD 10k to GND

Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91

Del 0510

Should be always pull-up

PROJECT : R03/V03

Cougar Point 3/7






Monday, January 24, 2011

Sheet 11 of 42

Rev 2A

http://hobi-elektronika.net

U16E



CLK DMIN R25 10K 4

CLK DMIP R29 10K 4

CLK GND1 N R302 1 2 10K 4

CLK GND1 P

CLK BUF DREFCLKN R126 10K 4

CLK BUF DREFCLPK R125 10K 4

CLK BUF DREFSCLKN R31 10K 4

CLK BUF DREFSCLPK R30 10K 4

CLK PCH 14M R78 10K 4

<http://hobi-elektronika.net>




Cougar Point 5/7

Size	Document Number	Rev
	Cougar Point 5/7	2A
Date:	Monday, January 24, 2011	Sheet 13 of 42

Cougar Point (GPIO,VSS_NCTF,RSVD)


Pin Name	Strap description	Sampled	Configuration
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)



Ask Intel, what's the function?

Add Description in EC GPIO table (keyboard controller reset)

GPIO Pull-up/Pull-down(CLG)



Can be del



Have to Reserve


HOST_ALERT#1 R381 1K 4

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

MFG-TEST Can be del



SGPIO Confirm with Intel

BMBUSY# (Intel feedback)

Follow CRB checklist, 1K is for intel BIOS validation purpose.



BMBUSY#:

If not used, require a weak pull-up (8.2 KΩ to 10 KΩ) to Vcc3.3.

100 ohm on this net for validation purpose.

<http://hob.elektronika.net>

DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)




Quanta Computer Inc.

PROJECT : R03/V03

Cougar Point 6/7

Size	Document Number	Rev
Date	Monday, January 24, 2011	2A
Sheet	14	of 42


COUGAR POINT (POWER)



the trace needs to be at least 20 mils width
with full VSS/VCC reference plane. 1mA(8mils)


<http://hobi-elektronika.net>

Cougar Point (POWER)







Ask PD3 or Intel, why
need 1ohm
change to +/-5%

H:4.0mm,RVS




Place these Caps near So-Dimm2.







HDMI HPD




<http://hebi-elektronika.net>



Quanta Computer Inc.
PROJECT : R03/V03

ESATA + USB Conn + Power share






S3/S5 USB charging circuit



USBP0_BUS_SW_CB0	Mode
Low	DCP, Auto-detect
High	CDP, BC Spec 1.1


ES(PG1.0): Stuff R66, Remove R65
MP(PG1.1): Remove R66, Stuff R65

	R8224	mA
OC limitation	100k ohm	480
	22.1k ohm	2171
		Applied Now



E-SATA Re-driver

Layout Note: Please put those on the same side of MB PCB






Note: Boost:5dB, Standard SATA:0dB

EN	D0	D1	CH : 0	CH : 1
0	X	X	Standby	Standby
1	0	0	Standard SATA	Standard SATA
1	1	0	Boost	Standard SATA
1	0	1	Standard SATA	Boost
1	1	1	Boost	Boost

Solve ESATA 2M test fail issue,
change emphasis setting
<http://hobi-elektronika.net>



SATA Connector UM8




ODD Connector

Change connector as ME request

DG: Place TX cap close to connector





Backwards Compatibility




Drive powered on, MD# is High
Drive powered off, MD# is Low

Because the drive does not support ZPODD, the driver never powers off the power FET and never connects the MD/DA pin to the drive

change RUN to ALW, change TRANS MOS for cost down



3-axis Fall Sensor (HDD data protector)



<http://hobi-elektronika.net>



From FM9



Quanta Computer Inc.
PROJECT : R03/V03


Size	Document Number	Rev
	SATA HDD/ODD	2A
Date:	Monday, January 24, 2011	Sheet 21 of 42


RTS5128-QFN24





SP1	XD RDY	SD WP	MS CLK
SP2	XD RE#	SD D1	MS INS#
SP3	XD CE#	SD D0	MS D7
SP4	XD CLE	SD D7	MS D3
SP5	XD ALE	SD D7	MS D3
SP6	XD WE#	SD CD#	MS D6
SP7	XD WP	SD D6	MS D6
SP8	XD D0	SD CLK	MS D2
SP9	XD D1	SD D5	MS D0
SP10	XD D2	SD CMD	MS D0
SP11	XD D3	SD D4	MS D4
SP12	XD D4	SD D3	MS D1
SP13	XD D5	SD D2	MS D5
SP14	XD D6	MS BS	


Share Pin












HOTKEY CON



MB to Express Card Board





INTERNAL SUBWOOFER AMP Only for 17''





+5V_SPK_AMP

R513
100K


SYNC

R512
*100K_NC

SYNC	Condition
VDD	Spread-spectrum mode with fS = 1200kHz ±70kHz.
GND	Fixed-frequency mode with fS = 1100kHz.
FLOAT	Fixed-frequency mode with fS = 1500kHz.
Clocked	Fixed-frequency mode with fS = external clock frequency.



place close to connector side



Change to X7R

+5V_SPK_AMP

R503
*100K_NC

AUD SUB_GAIN1

R504
100K


GAIN1	GAIN2	GAIN
0	0	24dB
1	0	18dB
0	1	12dB
1	1	6dB

R506
100K


AUD SUB_GAIN2

R508
*100K_NC


For EC 4Mbit (512K Byte)



For PCH 32Mbit (4M Byte)



RTC






james command change part number

Double, 25°C, Vf=0.4V, If=25mA
one, 25°C, Vf=0.35V, If=15.8mA

Touch Screen Module

Note:

1. VBUS IND:VBUS indication should be supplied to single the DuoSense to connect According to the USB 2.0 specification. A GND voltage from the host should indicate a connection.
2. Maximum cable resistance on VCC, GND should be 150m ohm.
3. FPC cable should support 12MHz USB singles. A tri-state should indicate no connection.




Quanta Computer Inc.

PROJECT : R03/V03


Touch Pad

The schematic diagram illustrates the electrical connections for a Touch Pad. Key components and connections include:

- Power Supplies:** +3.3V_RUN and +3.3V_SUS are connected to the circuit. +3.3V_RUN is connected to a pull-up resistor RP1 (4.7KX2) for the TP_CLK signal. +3.3V_SUS is connected to a pull-up resistor R182 (100K) for the TP_CLK signal.
- TP_CLK Signal:** Connected to pin 1 of L9 and L8, which are shorted to ground. It is also connected to pin 1 of R171, which is shorted to ground.
- TP_DATA Signal:** Connected to pin 2 of L9 and L8, which are shorted to ground. It is also connected to pin 2 of R171, which is shorted to ground.
- TP_LED2_AMBER Signal:** Connected to pin 1 of R171, which is shorted to ground. It is also connected to pin 1 of Q13, which is a 2N7002W-7-F MOSFET.
- TP_LED2 Signal:** Connected to pin 2 of R171, which is shorted to ground. It is also connected to pin 2 of Q13, which is a 2N7002W-7-F MOSFET.
- Other Components:** The circuit includes several capacitors (C257, C256, C272, C271, C278, C268, C290, C273) and a MOSFET (Q13) connected to the TP_LED2 signal.



Key board illumination




KEYBOARD CONNECTOR

The diagram illustrates the pin connections for a keyboard connector, specifically the 51510-03041-001 component. The component is shown as a vertical strip of pins with a GND2 terminal at the top and a GND1 terminal at the bottom. The pins are numbered 1 through 30. The connections are as follows:


- Pin 30:** Connected to GND2.
- Pin 29:** Connected to GND2.
- Pin 28:** Connected to GND2.
- Pin 27:** Connected to CAP_LED.
- Pin 26:** Connected to KSO10.
- Pin 25:** Connected to KSO11.
- Pin 24:** Connected to KSO9.
- Pin 23:** Connected to KSO14.
- Pin 22:** Connected to KSO13.
- Pin 21:** Connected to KSO15.
- Pin 20:** Connected to KSO16.
- Pin 19:** Connected to KSO12.
- Pin 18:** Connected to KSO0.
- Pin 17:** Connected to KSO2.
- Pin 16:** Connected to KSO1.
- Pin 15:** Connected to KSO3.
- Pin 14:** Connected to KSO8.
- Pin 13:** Connected to KSO6.
- Pin 12:** Connected to KSO7.
- Pin 11:** Connected to KSO4.
- Pin 10:** Connected to KSO5.
- Pin 9:** Connected to KSI0.
- Pin 8:** Connected to KSI3.
- Pin 7:** Connected to KSI1.
- Pin 6:** Connected to KSI5.
- Pin 5:** Connected to KSI2.
- Pin 4:** Connected to KSI4.
- Pin 3:** Connected to KSI6.
- Pin 2:** Connected to KSI7.
- Pin 1:** Connected to GND1.

Additional connections shown include:



- KB_DET#:** Connected to pin 1.
- +3.3V_ALW:** Connected to pin 1 through a resistor R303.
- 10K_4:** Connected to pin 1.




MB to LED Board conn




3VALW ON POWER LOGIC




PWR button board form UM7



Instant ON function






FAN CONTROL




ADDR_SEL
HIGH: 0101 110xb
OPN: 0111 101xb
GND: 0101 111xb

SHDN_SEL
HIGH: External Diode 2 Mode
OPN: AMD CPU/Diode Mode
GND: Intel Transistor Mode








CPU bracket
H10 Intel-cpu-bkt2
Intel-cpu-bkt2




H6, H11 on the button side




DC/DC +3V_ALW/+5V_ALW /+15V_ALW





<http://hobi-elektronika.net>



+VCCSA	VCCSA_VID1
0.8V	High
0.9V	Low





Quanta Computer Inc.

PROJECT : R03/V03


VCCSA (TPS51461)

Size	Document Number	Rev
		2A
Date:	Monday, January 24, 2011	Sheet 39 of 42





<http://hobi-elektronika.net>



<http://hobi-elektronika.net>