

PCB STACK UP

8L Dis.

Jones/Cujo BLOCK DIAGRAM

01

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN2
LAYER 4 : SGND1
LAYER 5 : SVCC
LAYER 6 : IN2
LAYER 7 : SGND2
LAYER 8 : BOT

Cable Docking
VGA
RJ-45
CIR/Pwr btn
SPDIF Out
Stereo MIC
Headphone Jack
USB Port
VOL Cntr
PAGE 36

SYSTEM CHARGER(ISL6251AHAZ-T)
PAGE 37


SYSTEM POWER ISL6237IRZ-T
PAGE 38


DDR II SMD DR VTERM
1.8V/1.8VSUS(TPS51116REG)
PAGE 42

VCCP +1.5V AND GMCH
1.05V(RT8204)
PAGE 39


VGACORE(1.025V)Oz8119
PAGE 41

CPU CORE ISL6262A
PAGE 40






0=UMA
1 = External V_{GA}



27M_SEL PIN13	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	SRCT1/LCDT_100	SRCT1/LCDT_100
1 = External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS



R278 *0_4/S
1K to NB only when
XDP is implement.No
XDP can use 0 ohm





CK505 QFN64

ICS	ICS9LPRS355BKLF	ALPRS355000
Silego	SLG8SP513VTR	AL8SP513000
Realtek	RTM875N-606-VD-GR	AL000875000
SPECTRALINEAR	SL28541BOCT	AL028541000


FSC	FSB	FSA	CPU	SRC	PC
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33













PROJECT : UT3/5
Quanta Computer Inc.

Size Custom	Document Number Cantiga DDR2 3/5	Rev PV
Date: Monday, October 20, 2008	Sheet 7 of 43	










PROJECT : UT3/5
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Cantiga Vcc 4/5	PV
Date: Monday, October 20, 2008	Sheet 8 of 43	




PROJECT : UT3/5
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Cantiga Power 5/5	PV
Date:	Monday, October 20, 2008	Sheet 9 of 43






DDRII DUAL CHANNEL A, B.

DDRII A CHANNEL




Layout note: Place one cap close to every 2 pullup resistors terminated to SMDR_VTERM


DDRII B CHANNEL





M_B_A[14..0] M_B_A[14..0] [7..10]
M_A_A[14..0] M_A_A[14..0] [7..10]




+0.9VSMVTT [42]
+3V [2,4,6,9,10,12,14,15,19,20,21,22,23,24,25,26,27,28,29,30,32,33,34,35,36,40,43]











NB9P-GS (G96) Straps NB9M-GE (G98) Straps GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOTPLUG
1	IN	N/A	SECONDARY DVI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	FBVDD VID0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL OR HDMI_CEC
14	OUT	HIGH	PS CONTROL



Logical Strap Bit Mapping

	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	XCLK_277	TVMODE[2]	TVMODE[1]	TVMODE[0]
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM100
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]

1000
0010
XXXX
XXXX
0001
1111

PCI_DEVID: STRAP2 R554

NB9M-GE 0x06E 8 1000 PU 5K
NB9M-GS 0x06E 9 1001 PU 10K
NB9P-GE2 0x064 8 1000 PU 5K
NB9P-GS 0x064 9 1001 PU 10K

CS33012F818 RES CHIP 30.1K 1/16W +-1% (0402)
CS33572F813 RES CHIP 35.7K 1/16W +-1% (0402)
CS34532F818 RES CHIP 45.3K 1/16W +-1% (0402)

RAM ID: ROM_SI R585



32M*16 SAM 0101 PD 30.1K
QIM 0110 PD 35.7K
HYN 0111 PD 45.3K
64M*16 HYN 0000 PD 5K
SAM 0001 PD 10K



PROJECT : UT3/5
Quanta Computer Inc.

Size C	Document Number	Rev PV
	NB9X (GPIO & STRAPS) 4/5	
Date: Monday, October 20, 2008	Sheet 15 of 43	



NVVDD Decoupling





Follow Design Guide DG-03276-001 4.7uF x3
and 0.47x10 uF instead of 0.1uF x10

NB9M: VGACORE +0.90V (Normal) , +1.09V


power up sequence





CS14752FB11 RES CHIP 475 1/16W +-1%(0402)

(By pass capacitor)



- [13] VMA_DQ[63..0]
 [13] VMA_DM[7..0]
 [13] VMA_WDQS[7..0]
 [13] VMA_RDQS[7..0]

256Mb : AKD5JGAT*05
512Mb : AKD59G-T*01PROJECT : UT3/5
Quanta Computer Inc.


Size	Document Number	Rev
Custom	NV9X VRAM-1(GDDR2 BGA84)	PV
Date: Monday, October 20, 2008	Sheet 17 of 43	







PROJECT : UT3/5
Quanta Computer Inc.

Size Custom	Document Number NV9X VRAM-2(GDDR2 BGA84)	Rev PV
Date: Monday, October 20, 2008	Sheet 18 of 43	

Samsung
Qimonda
Hynix



CS14752FB11 RES CHIP 475 1/16W +-1%(0402)





NB9P-GE2/NB9P-GS/NB9M: 50% FBVDD
NB9M-GE:50% , R133(1K)

DB modified


DB modified

NB9P-GE2/NB9P-GS/NB9M: 50% FBVDD
NB9M-GE: 50% ,R632 (1K)









1. If LCD connector near GPU, then place these series Resistors near GPU
2. If LCD connector near N/B, then place these series Resistors near N/B

OPTION SIGNAL FROM NB FOR UMA VGA




OPTION SIGNAL FROM Nvidia to VGA




NB5	PROJECT : UT3/5 Quanta Computer Inc.		
	Size B	Document Number	Rev PV
	LCD CONN/Lid function		
Date: Monday, October 20, 2008	Sheet 19	of 43	

CRT PORT

Change Layout footprint to dsub-070546fr015sx68zr-15p-v




CRT SWITCH




inputs		function
/E	SET	
L	L	Y - port 0
L	H	Y - port 1
H	X	Disconnect

For UMA HDMI function







HDMI PORT



DFHD19MR02:






EXPRESS CARD (NEW CARD)



[2,4,6,9,10,11,12,14,15,19,20,21,22,24,25,26,27,28,29,30,32,33,34,35,36,40,43] +1.5V
 [4,9,21,22,24,26,32,33,35,39,43] +3V
 [21,22,24,32,43] +3VS5
 [29,35,39,40,41,43] +3VSUS










JMB 380 Note:


SD/MMC	MS	XD
MDIO0	SD DAT0	MS D0
MDIO1	SD DAT1	MS D1
MDIO2	SD DAT2	MS D2
MDIO3	SD DAT3	MS D3
MDIO4	SD CMD	MS BS
MDIO5	SD CLK	MS SCLK
MDIO6	SD WP	MS SCLK
MDIO7	SD DAT4	XD D4
MDIO8	SD DAT5	XD D5
MDIO9	SD DAT6	XD D6
MDIO10	SD DAT7	XD D7
MDIO11	SD RE#	XD RE#
MDIO12	SD R/B#	XD R/B#
MDIO13	SD ALE	XD ALE
MDIO14	SD1 LED#	MS1 LED#
CR1_PCTLN	SD1 PCTL#	MS1 PCTL#
CR1_CD0	SD1 CD#	MS1 CD#
CR1_CD1	SD1 CD#	MS1 CD#

5 IN1 CARD READER XD, MMC/SD, MS/MSP




PROJECT : UT3/5
Quanta Computer Inc.

Size	Document Number	Rev
Custom	RTS5158 & CR SOCKET & HOLE	PV
Date: Monday, October 20, 2008	Sheet 25 of 43	






SGT-LIS302DLTR interrupt pin default
is low / active Hi , BIOS need to
programming 22h to change status
from active Hi to low




Pin 12: unconnected/floating // 3Ahex



EQ FOR SUBWOOFER

28




SI MODIFY





05/26 (PV) FOR BOM update.

MODEL	UT5
R316	60.4K/F_6
R319	60.4K/F_6
R330	60.4K/F_6
R314	60.4K/F_6
C509	0.027U/25V_6
C510	0.027U/25V_6
C529	0.027U/25V_6
C543	0.027U/25V_6




Change 4EQ to 2EQ



Sub-Woofer power


GAIN1	GAIN0	dB
0	0	12
0	1	18
1	0	23.6
1	1	36



PROJECT : UT3/5
Quanta Computer Inc.

Size Custom	Document Number SUBWOOFER(EQ & AMP.)	Rev PV
Date: Monday, October 20, 2008		Sheet 28 of 43


BLUETOOTH




USB fingerprint CON

1. ESD GND
2. SYSTEM GND
3. USB-
4. USB+


5. USB PWR(+3V)
Change CN12 to BL123-05R-5P-L-QT6-A
Add U47 for Finger print USB signal




LEFT SIDE USBX1 and E-SATA/USB COMBO



RIGHT SIDE USBX2




Change CN6 to BL123-10R-10P-L-QT6-A



SI modified


usb-020173mr004s51-4p-r-h-ut3

USB & ESATA




USB CAMERA /DIGITAL MIC CONNECT


SI-2 Build CN9
Change Footprint to 88266-0600-6P-L-QT8



Add for EMI solution


$$V_{out} = 1.25 (1 + R1/R2)$$

LED



FOR 16'

FOR 17.3'

FOR 16"

Vcc



FOR 17.3"

DB modifier

<http://hobi-elektronika.blogspot.com>

LED PWR CONTROL

Change Q12 to AO3404 as LED current limited



PROJECT : UT3/5
Quanta Computer Inc.

Size Custom	Document Number BT/WC/FT/TS/ESATA/USB	Rev PV
Date: Monday, October 20, 2008		Sheet 29 of 43

T : Stuffed for RTL8111C(10/100/1000)

E : Stuffed for 8101E/8102E(10/100)

LANVCC
1.2W
364mA

Power trace Layout 寬度> 30mil

C454 .1U/10V_4 C475 .1U/10V_4 C477 .1U/10V_4 C399 .1U/10V_4

these CAP are for LAN CHIP LANVCC pins--16, 37, 46 and 53.placement close lan chip

+3V_A_LAN

C401 .1U/10V_4 C434 .1U/10V_4

these CAP are for LAN CHIP LAN_A3.3 pins-- 2 and 59.placement close lan chip

8111C CV-4706MN00
8102E CS00004JA40

For Giga must change L65 to Inductor (Chipset include switch power)

+CTRL18 will become to switch power phase

L54 for Giga lan use 4.7uH power choke
A>500mA tolerance ±15%

placement close to lan chipset

Power domain chart

	RTL8111C(P) RTL8102E
LANVCC	3.3V
LAN_D1.8	1.2V
LAN_A1.8	1.2V
LAN_D1.5	1.2V

Power trace Layout 寬度> 30mil

C891 .1U/10V_4 C892 .1U/10V_4 C875 .1U/10V_4 C893 .1U/10V_4

these cap are for lan chip LAN_A1.8 pins--5, 8, 11 and 14. placement close chip

STUFF 100 ohm BEAD

+LAN_E1.8

C422 Change to 1u for 8102E

C421 .1U/10V_4 C422 1U/6.3V_4

these cap are for lan chip LAN_D1.8 pins, such as 22 and 28. placement close lan chip

Remove R250, L63, L66 -->For 8102E

L66 *0.8/S

Only For 8111C application

C422 change to 1uf

Power trace Layout 寬度> 30mil

C474 .1U/10V_4 C479 .1U/10V_4 C459 .1U/10V_4 C456 .1U/10V_4 C472 .1U/10V_4 C461 .1U/10V_4 C476 .1U/10V_4 C415 .1U/10V_4 C478 .1U/10V_4 C400 .1U/10V_4


these cap are for lan chip LAN_D1.5 pins-- 15, 21, 32, 38, 41, 43, 49, 52 and 58.placement close lan chip




PROJECT : UT3/5
Quanta Computer Inc.

Size A3	Document Number LAN Power	Rev PV
Date: Monday, October 20, 2008	Sheet 31 of 43	

SATA CD-ROM




SATA HDD CONNECTOR




DB modified

SATA_2 CONNECTOR





NEWCARD

NEWCARD (PCIEXPRESS*1 + USB*1)





Change CN15#31,32 as ME request for Hole pad
expcard-48303-0042-26p-l-qt6 as ME modify Pad size(pin31,32)
Move CN15#29,30 Pin as ME request(Molex confirm drawing)




Header	Housing
MLX DFHD26MS012	DFHS26FR023
FOX DFHD26MS013	DFHS26FR024
DGN DFHD26MS017	DFHS26FR028

PROJECT : UT3/5 Quanta Computer Inc.		
Size Custom	Document Number ODD/HDD/NEW CARD	Rev PV
Date: Monday, October 20, 2008	Sheet 32 of 43	




POWER BOTTOM CONNECT

1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND




POWERR SW CONNECT




CAP SW CONNECT




1. +3VPCU
2. MBCLK
3. MBDATA
4. CAP_INT
5. GND
6. NUM LOCK LED
7. +5V_LED
8. ESB_CLK
9. ESB_DAT



KEYBOARD PULL-UP





clear ABS 758 resin for key cap.
7 LEDs for 15.4" (total LED current 140mA)
11 LEDs for 17" (Total LED current 220mA)




Mini PCI-E Card 1 WLAN

Delete R78 and tied the CN23#24 to R110 direction
Change CN23 layout footprint to MIPCI-E-AS0B223-S40N-7F-52P-QT6 as ME drawing




M/B Screw Hole


SI-2,h-e276x315d118p2




ME-Ground Pad




ME-Ground Pad



New add as ME request




ME-Ground Pad




Routed spring


Delete PAD14



EMI PAD






Mini PCI-E Card 3 TV Tuner



PROJECT : UT3/5 Quanta Computer Inc.			
Size Custom	Document Number MINI PCIE CONN X2 & HOLE	Rev PV	
Date: Monday, October 20, 2008	Sheet	35	of 43


CABLE DOCK

36






For IDT Dolby functionality.


DB modified




CPU FAN




Change to Analog Gnd




PROJECT : UT3/5 Quanta Computer Inc.		Rev PV
Size Custom	Document Number CABLE DOCKING/FAN	
Date: Monday, October 20, 2008	Sheet 36	of 43





VCCP1.05V & +1.5V


+1.05Volt +/- 5%
 Countinue current:7.5A
 Peak current:10A
 OCP minimum 15A



			PROJECT : UT3/5 Quanta Computer Inc.		
Size B	Document Number +1.05V/+1.5V (RT8204)				Rev PV
Date: Monday, October 20, 2008			Sheet 39 of 43		

+1.1Volt +/- 5%
Countinue current:17.54A
Peak current:22.8A
OCP minimum 23A





For Discrete Only

