



GD1A Block Diagram

1



QUANTA COMPUTER		
Title		
Block Diagram		
Size	Document Number	Rev
B	GD1A Main Board	2A
Date:	Monday, July 23, 2007	Sheet 1 of 35








PCIE_REQ1#	PCIE_L0	PCIE_L6
PCIE_REQ2#	PCIE_L1	PCIE_L8
PCIE_REQ3#	PCIE_L2	PCIE_L4
PCIE_REQ4#	PCIE_L3	PCIE_L5 PCIE_L7





Title			
CLOCK GENERATOR			
Size B	Document Number	GD1A Main Board	Rev 2
Date: Monday, July 23, 2007	Sheet	2	of 35

FSC BSEL2	FSB BSEL1	FSA BSEL0	CPU	SRC	PCI	REF	USB	DOT	Spread %
0	0	0	266.66	100	33.33	14.318	48	96	0.5 Down
0	0	1	133.33	100	33.33	14.318	48	96	0.5 Down
* 0	1	0	200.00	100	33.33	14.318	48	96	0.5 Down
0	1	1	166.66	100	33.33	14.318	48	96	0.5 Down
1	0	0	333.33	100	33.33	14.318	48	96	0.5 Down
1	0	1	100.00	100	33.33	14.318	48	96	0.5 Down
1	1	0	400.00	100	33.33	14.318	48	96	0.5 Down
1	1	1	200.00	100	33.33	14.318	48	96	0.5 Down

1. Level 1 Environment-related Substances Should NEVER be Used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.









GMCH Strap pin description

Low		High
CGF5	DMix2	* DMix4
CGF6		RSVD for 945GMS
CGF7	RSVD	* CPU type: Mobile CPU
CGF9	PCIE Graphics lan : Reverse Lane	* PCIE Graphics lan : Normal operation
CGF10		reserved
CGF11		reserved
CGF16	FSB Dynamic ODT Disabled	* FSB Dynamic ODT Enabled
CGF18	* GMCH core: 1.05V	GMCH core: 1.5V
CGF19	* DMI LANE Normal	DMI LANE Reversed
CGF20	* only SDVO or PCIE x1 is operational	SDVO and PCIE x1 are operation simultaneously via the PEG port
CGF[13:12]	00 = Partial clock gating disable 01 = XOR mode enabled 10 = All-Z mode enabled * 11 = Normal Operation(Default)	
int.Pull-down : CGF 18,19,20		
int.Pull-high : CGF CGF 3-17		



- Place one cap close to every 2 pull-up resistors terminated to VccSus0_9 (Total 0.1u x 26)










Title **GMCH DDR II 2 of 5**


Size	Document Number	Rev
------	-----------------	-----

Size	Document Number	GD1A Main Board	Rev.
			2A

Date: Monday, July 23, 2007 Sheet 6 of 35

1. Level 1 Environment-related Substances Should NEVER be Used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.







Signal		965GM	965PM
VCCA_DAC_BG	L8 C214 R181	V V X	X X V
VCCSYNC	R177 C201 C202 R178	V V V X	X X X X
VCC3_CRT_DAC	L7 C203 C211 R179	V V V X	X X X V
VCCD_LVDS	R198 C265 C264 R199	V V V V	X X X X
VCCA_LVDS	R183 C208 C209 R184	0_4 0.01u_4 0.1u_4 NC	NC NC NC NC_4
VCC_TX_LVDS	R192 C240 C236 R191	V V V X	X X X V




Title			
GMCH Power 2 5 of 5			
Size B	Document Number		Rev 2A
GD1A Main Board			
Date:	Monday, July 23, 2007	Sheet	9 of 35

1. Level 1 Environment-related Substances Should NEVER be Used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners

CRT





S-VIDEO_OUT




Title			CRT & S-VIDEO	
Size	Document Number		Rev	
B	GD1A Main Board		2A	
Date:	Monday, July 23, 2007	Sheet	10	of 35










RSMRST# must be after RVCC3 10 ms




LCDID	Panel Type
X001	AUO -QD14TL0206
X010	CPT -CLAA141WB02A
X011	CPT -CLAA141WB05A





Title			
ICH8-M GPIO 3 of 4			
Size B	Document Number		Rev 2A
GD1A Main Board			
Date:	Monday, July 23, 2007	Sheet	14 of 35




1. Level 1 Environment-related Substances Should NEVER be Used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.




Express Board CON1(BTB)



Express Board CON2(BTB)





Fan Unit



- This part should not contain any substances which are specified in SS-00259-1.
- Purchase ink, paint, wire rods and molding resins only from the business partners that Sony approves as Green Partners.

Title		
Express Card		
Size	Document Number	Rev
B	GD1A Main Board	2A
Date:	Monday, July 23, 2007	Sheet 16 of 35

SPI Flash







I/O Address		
BADDR1-0	Index	Data
1 0	2E	2F
1 1	4E	4F
0 0	(HCFGBAH, HCFGBAL) (HCFGBAH, HCFGBAL)+1	
0 1	XOR-Tree TEST	

DOCK_RST# *BADDR0
DK_BAY_PWEN: BADDR1

BT_PEN# : SHBM(If = 0 Enable share host BIOS memory)

PWROK must be after HWPG at least 10ms
VRON must be after PGOOD at least 99ms

MAINON <-- 3ms --> MAION1
MAINON <-- 3.5ms --> MAION2



JEN0(PIN24)	JENK(PIN53)	Functionality of PINS (17,20,21,23,25,27)	Functionality of PINS (47,48,50,51,52)
NC	NC	GPIO	KEYBOARD OUTPUT
10K PD	NC	JTAG Signal	KEYBOARD OUTPUT
NC	10K PD	GPIO	JTAG Signal
10K PD	10K PD		Illegal Strap combination

1.Level 1 Environment-related Substances should NEVER be used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.




QUANTA COMPUTER

Title: **WPC8763L & SPI FLASH**


Size: Document Number: **GD1A Main Board** Rev 2A

Date: Monday, July 23, 2007 Sheet 18 of 35

Audio decoupling




Audio/B CON(B2B)




Title			Audio ALC268	
Size	Custom	Document Number	GD1A Main Board	
Date:	Monday, July 23, 2007	Sheet	19	of 35
			Rev	2A

1. Level 1 Environment-related Substances Should NEVER be used.
 2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.



Headphone MUTE




1. Level 1 Environment-related Substances Should NEVER be Used.
 2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.




QUANTA
COMPUTER

Title			Audio AMP. & Speaker	
Size	Document Number	Rev		2A
Custom	GD1A Main Board			
Date:	Monday, July 23, 2007	Sheet	20	of 35


ODD CONNECTOR



0618 Eric_add ESD diode for ODD ESD issue




HDD CONNECTOR




0611 Eric_modify HDD FP for SMT shift issue


TouchPAD Board CON(FPC)



Button CON(FFC)





PSW Board CON(Inverse FFC)






Title			HDD/ODD/PSW/BUT/TP
Size	Document Number	Rev	
B		3A	
Date			Monday, July 23, 2007
Sheet			21 of 35

- 1.Level 1 Environment-related Substances Should NEVER be Used.
- 2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.


Keyboard




0711 Eric_modify FP for 2nd IR




USB Port x 2




Felica



ODD





PCI Bus




- 1.Level 1 Environment-related Substances Should NEVER be Used.
- 2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.


QUANTA COMPUTER	
Title: K/B ,USB Device	
Size: B	Document Number: GD1A Main Board
Date: Monday, July 23, 2007	Rev: 3A
Sheet: 22	of 35







Title			
TI-8402 IEEE1394			
Size B	Document Number		Rev 2A
	GD1A Main Board		
Date:	Monday, July 23, 2007	Sheet	23 of 35



Title		VCC_CORE	
Size	Document Number	GD1A Main Board	
Custom		Rev 2A	
Date:	Monday, July 23, 2007	Sheet	25 of 35









$$V_o = (0.8 * (R_h + R_l)) / R_l$$

ADJ=GND, Vo= Fix 2.5V


070125Sun_Adjust pin assignment



070125Sun_Adjust pin assignment




1. Level 1 Environment-related Substances Should NEVER be Used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.



1. Level 1 Environment-related Substances Should NEVER be Used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER	
Title: Discharge, SUSG, RVCCD, MAIND	
Size: Custom	Document Number: GD1A Main Board
Date: Monday, July 23, 2007	Rev: 2A
Sheet 29 of 35	



U3001A

PART 1 OF 7

GFX_TXP0	AK33	PCIE_RX0P	PCIE_TX0P	AG31	C GFX_RXP0	C3000	E@0.1U 4	GFX_RXP0	E@0.1U 4	GFX_RXN0
GFX_TXN0	AJ33	PCIE_RX0N	PCIE_TX0N	AG30	C GFX_RXN0	C3001	E@0.1U 4	GFX_RXN0	E@0.1U 4	GFX_RXN0
GFX_TXP1	AJ35	PCIE_RX1P	PCIE_TX1P	AF31	C GFX_RXP1	C3002	E@0.1U 4	GFX_RXP1	E@0.1U 4	GFX_RXN1
GFX_TXN1	AJ34	PCIE_RX1N	PCIE_TX1N	AF30	C GFX_RXN1	C3003	E@0.1U 4	GFX_RXN1	E@0.1U 4	GFX_RXN1
GFX_TXP2	AH35	PCIE_RX2P	PCIE_TX2P	AE28	C GFX_RXP2	C3004	E@0.1U 4	GFX_RXP2	E@0.1U 4	GFX_RXN2
GFX_TXN2	AH34	PCIE_RX2N	PCIE_TX2N	AE27	C GFX_RXN2	C3005	E@0.1U 4	GFX_RXN2	E@0.1U 4	GFX_RXN2
GFX_TXP3	AG35	PCIE_RX3P	PCIE_TX3P	AD31	C GFX_RXP3	C3006	E@0.1U 4	GFX_RXP3	E@0.1U 4	GFX_RXN3
GFX_TXN3	AG34	PCIE_RX3N	PCIE_TX3N	AD30	C GFX_RXN3	C3007	E@0.1U 4	GFX_RXN3	E@0.1U 4	GFX_RXN3
GFX_TXP4	AE33	PCIE_RX4P	PCIE_TX4P	AD28	C GFX_RXP4	C3008	E@0.1U 4	GFX_RXP4	E@0.1U 4	GFX_RXN4
GFX_TXN4	AE33	PCIE_RX4N	PCIE_TX4N	AD27	C GFX_RXN4	C3009	E@0.1U 4	GFX_RXN4	E@0.1U 4	GFX_RXN4
GFX_TXP5	AE35	PCIE_RX5P	PCIE_TX5P	AB31	C GFX_RXP5	C3010	E@0.1U 4	GFX_RXP5	E@0.1U 4	GFX_RXN5
GFX_TXN5	AE34	PCIE_RX5N	PCIE_TX5N	AB30	C GFX_RXN5	C3011	E@0.1U 4	GFX_RXN5	E@0.1U 4	GFX_RXN5
GFX_TXP6	AD35	PCIE_RX6P	PCIE_TX6P	AB28	C GFX_RXP6	C3012	E@0.1U 4	GFX_RXP6	E@0.1U 4	GFX_RXN6
GFX_TXN6	AD34	PCIE_RX6N	PCIE_TX6N	AB27	C GFX_RXN6	C3013	E@0.1U 4	GFX_RXN6	E@0.1U 4	GFX_RXN6
GFX_TXP7	AC35	PCIE_RX7P	PCIE_TX7P	AA31	C GFX_RXP7	C3014	E@0.1U 4	GFX_RXP7	E@0.1U 4	GFX_RXN7
GFX_TXN7	AC34	PCIE_RX7N	PCIE_TX7N	AA30	C GFX_RXN7	C3015	E@0.1U 4	GFX_RXN7	E@0.1U 4	GFX_RXN7
GFX_TXP8	AB33	PCIE_RX8P	PCIE_TX8P	AA28	C GFX_RXP8	C3016	E@0.1U 4	GFX_RXP8	E@0.1U 4	GFX_RXN8
GFX_TXN8	AA33	PCIE_RX8N	PCIE_TX8N	AA27	C GFX_RXN8	C3017	E@0.1U 4	GFX_RXN8	E@0.1U 4	GFX_RXN8
GFX_TXP9	AA35	PCIE_RX9P	PCIE_TX9P	W31	C GFX_RXP9	C3018	E@0.1U 4	GFX_RXP9	E@0.1U 4	GFX_RXN9
GFX_TXN9	AA34	PCIE_RX9N	PCIE_TX9N	W30	C GFX_RXN9	C3019	E@0.1U 4	GFX_RXN9	E@0.1U 4	GFX_RXN9
GFX_TXP10	Y35	PCIE_RX10P	PCIE_TX10P	W28	C GFX_RXP10	C3020	E@0.1U 4	GFX_RXP10	E@0.1U 4	GFX_RXN10
GFX_TXN10	Y34	PCIE_RX10N	PCIE_TX10N	W27	C GFX_RXN10	C3021	E@0.1U 4	GFX_RXN10	E@0.1U 4	GFX_RXN10
GFX_TXP11	W35	PCIE_RX11P	PCIE_TX11P	V31	C GFX_RXP11	C3022	E@0.1U 4	GFX_RXP11	E@0.1U 4	GFX_RXN11
GFX_TXN11	W34	PCIE_RX11N	PCIE_TX11N	V30	C GFX_RXN11	C3023	E@0.1U 4	GFX_RXN11	E@0.1U 4	GFX_RXN11
GFX_TXP12	V33	PCIE_RX12P	PCIE_TX12P	V28	C GFX_RXP12	C3024	E@0.1U 4	GFX_RXP12	E@0.1U 4	GFX_RXN12
GFX_TXN12	U33	PCIE_RX12N	PCIE_TX12N	V27	C GFX_RXN12	C3025	E@0.1U 4	GFX_RXN12	E@0.1U 4	GFX_RXN12
GFX_TXP13	U35	PCIE_RX13P	PCIE_TX13P	U31	C GFX_RXP13	C3026	E@0.1U 4	GFX_RXP13	E@0.1U 4	GFX_RXN13
GFX_TXN13	U34	PCIE_RX13N	PCIE_TX13N	U30	C GFX_RXN13	C3027	E@0.1U 4	GFX_RXN13	E@0.1U 4	GFX_RXN13
GFX_TXP14	T35	PCIE_RX14P	PCIE_TX14P	U28	C GFX_RXP14	C3028	E@0.1U 4	GFX_RXP14	E@0.1U 4	GFX_RXN14
GFX_TXN14	T34	PCIE_RX14N	PCIE_TX14N	U27	C GFX_RXN14	C3029	E@0.1U 4	GFX_RXN14	E@0.1U 4	GFX_RXN14
GFX_TXP15	R35	PCIE_RX15P	PCIE_TX15P	R31	C GFX_RXP15	C3030	E@0.1U 4	GFX_RXP15	E@0.1U 4	GFX_RXN15
GFX_TXN15	R34	PCIE_RX15N	PCIE_TX15N	R30	C GFX_RXN15	C3031	E@0.1U 4	GFX_RXN15	E@0.1U 4	GFX_RXN15

GFX_RXP[15..0]

GFX_RXP[15..0] 7

GFX_RXN[15..0]

GFX_RXN[15..0] 7

GFX_TXP[15..0]

GFX_TXP[15..0] 7

GFX_TXN[15..0]

GFX_TXN[15..0] 7

VGA_CORE

VCC1.25

VCC2.5

VCC1.8

3V3

2 CLK_PCIE_VGA
2 CLK_PCIE_VGA#

T3027
T3028

13 VGA_PLTRST#

Clock

PCIE_REFCLKP

PCIE_REFCLKN

RSVD_1

RSVD_2

PERSTB


E@ATI-M64-M

Calibration

PCIE_CALRN

PCIE_CALRP

PCIE_CALI



1st LVDS CH

QUANTA
COMPUTER

Title

ATI M64M PCIE

Size

Document Number

Rev

2A

GD1A Main Board

Date:

Monday, July 23, 2007


Sheet


31

of


35

1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.






POWER Regulator	M64/M71	Rail	M72/M74	Rail
VDDC+VDDCI	1.0-1.2V	VGA_CORE	0.95-1.1V	VGA_CORE
PCIE_PVDD	1.25	VCC1.25	1.8	VCC1.8_M74/72
PCIE_VDDR	NC	x	1.8	VCC1.8_M74/72
PCIE_VDDC	1.25	VCC1.25	1.1	VCC1.1
MPVDD	VDDC	VGA_CORE	VDDC	VGA_CORE
DPLL_PVDD	2.5	VCC2.5_M64	1.8	VCC1.8_M74/72
DPLL_VDDC	1.25	VCC1.25	1.1	VCC1.1
VDDR1+VDDRH	1.8	VCC1.8	1.8	VCC1.8
VDDR4+VDDR5	1.8	VCC1.8	1.8	VCC1.8
VDDR3	3.3	3V3	3.3	3V3
VDD_CT	2.5	VCC2.5_M64	1.8	VCC1.8_M74/72
LPVDD+TPVDD	2.5	VCC2.5_M64	1.8	VCC1.8_M74/72
LVDDR	2.5	VCC2.5_M64	3.3	3V3_M74/72
LVDDC	NC	x	1.8	VCC1.8_M74/72
TXVDDR	2.5	VCC2.5_M64	1.8	VCC1.8_M74/72
AVDD	2.5	VCC2.5_M64	1.8	VCC1.8_M74/72
VDD1DI+VDD2DI	2.5	VCC2.5_M64	1.8	VCC1.8_M74/72
A2VDD	2.5	VCC2.5_M64	3.3	3V3_M74/72
A2VDDQ	NC	x	1.8	VCC1.8_M74/72



Channel B



M64-M Strap

STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: full Tx output swing	0 (internal pull-down)
TX_DEEMPH_EN	GPIO1	(recommended) Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled (recommended)	0 (internal pull-down)
Reserved	GPIO(3:2)	ATI internal use only. Other logic must not affect this signal during RESET.(GPIO2=VDD_VCL)	00
DEBUG_ACCESS	GPIO4	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible	0 (internal pull-down)
PLL_IBIAS_RD	GPIO[6:5]	Bias Current for the PCI Express PHY PLL	01
Reserved	GPIO8	ATI internal use only. Other logic must not affect this signal during RESET.(Serial ROM 0 Output from ROM)	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDIs. If rom attached identifies ROM type 000x - No ROM, MEM_AP_SIZE=00 128MB 001x - No ROM, MEM_AP_SIZE=01 256MB 010x - No ROM, MEM_AP_SIZE=10 64MB(Default) 011x - No ROM, MEM_AP_SIZE=11 Reserved 1000 - Parallel ROM, chip IDIs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDIs from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDIs from ROM 1011 - Serial M25P10 ROM (ST), chip IDIs from ROM 1100 - Serial M25P05 ROM (ST), chip IDIs from ROM 1100 - Serial NX25F011B ROM (ISSI), chip IDIs from ROM	GPIO[9,13,12,11] 0000 (internal pull-down)
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this pin low during reset. 0- Slave VIP host port device present. 1-No slave VIP port devices reporting presence during reset	0 (internal pull-down)
Reserved	PCIE_TEST	ATI internal use only. Other logic must not affect this signal during RESET.(Serial ROM 0 Output from ROM)	0
Reserved	HSYNC	ATI internal use only. Other logic must not affect this signal during RESET.(Serial ROM 0 Output from ROM)	0

VRAM Straps

REV. 0.1

STRAPS	PIN	DESCRIPTION	VALUE
MEMTYPE[1:0]	GPIO 27,26	Memory identification for BIOS 00 - Infineon GDDR3 : 2M x 32 bits x 4 banks(Default) 01 - SAMSUNG GDDR3 : 2M x 32 bits x 4 banks 10 - RESERVED 11 - RESERVED	00

MEMTYPE1	MEMTYPE0	R3140	R3141	R3138	R3139	
0	0	NC	10K	NC	10K	00 - Infineon GDDR3 : 2M x 32 bits x 4 banks
0	1	NC	10K	10K	NC	01 - SAMSUNG GDDR3(G) : 2M x 32 bits x 4 banks
1	0	10K	NC	NC	10K	10 - Hynix GDDR3: 2M x 32 bits x 4 banks
1	1	10K	NC	10K	NC	11 - SAMSUNG GDDR3(I) : 2M x 32 bits x 4 banks



QUANTA
COMPUTER

Title			ATI M64-M STRAP		
Size	Document Number	Rev		2A	
Custom	GD1A Main Board				
Date:	Monday, July 23, 2007	Sheet	35	of	35