







1. Level 1 Environment-related Substances Should NEVER be Used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.







1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.






1. Level 1 Environment-related Substances Should NEVER be Used.
2. Purchase Ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.






	SENSE_EN#	MB CRT	DOCK CRT	DOCK DVI	CRT_SENSE
All no Plug	L	H	H	L	L
MB CRT Plug	L	L	H	L	H
DOCK CRT Plug	L	H	L	L	H
DOCK DVI Plug	L	H	H	H	H
SENSE EN	H	X	X	X	L
DOCK CRT/DVI Plug	L	H	L	H	L
DOCK CRT/MB CRT Plug	L	L	L	L	L

2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.




RTC




ICH7 internal VR enable strap


	INTVRMEN
Enable (default)	1
Disable	0



HD Audio to Codec and Modem



SATA LED



QUANTA COMPUTER

Title: ICH7-M HOST1 of 4

Size: Document Number: RJ6 Main Board Rev 2A


Date: Wednesday, May 03, 2006 Sheet 13 of 40

1. Level 1 Environment-related Substances Should NEVER be Used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.



Docking

Giga LAN

MINI PCIE



Moved from GNT6 on ICH6 to GNT3 per ICH7 C-spec 3.22.1



ICH7 Boot BIOS select

	STRAP	GNT5# R1	GNT4# R2
LPC (default)	11	UNSTUFF	UNSTUFF
PCI	10	UNSTUFF	STUFF
SPI	01	STUFF	UNSTUFF

PCI bus info.

PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
PCI7411	AD25	REQ0# / GNT0#	PIRQ E/F/G
SI13512	AD28	REQ2# / GNT2#	PIRQ B
VT6212	AD27	REQ1# / GNT1#	PIRQ A/D/G
Interrupts	PCI DEVICE		
PIRQA	USB UHCI controller1, 4	VT6212	
PIRQB	Audio and Modem ; option for SMBus	SI13512	
PIRQC	USB UHCI controller3 ; SATA/IDE Native Mode		
PIRQD	USB UHCI controller2	VT6212	
PIRQE	INT LAN; option for SCI, TCO, HPET#0,1,2	PCI7411	
PIRQF	option for SCI, TCO, HPET#0,1,2	PCI7411	
PIRQG	option for SCI, TCO, HPET#0,1,2	PCI7411	VT6212
PIRQH	USB EHCI controller; option for SCI, TCO, HPET#0,1,2		


QUANTA
COMPUTER

ICH7-M PCIE 2 of 4


RJ6 Main Board




Size Document Number Rev 1B

Date: Wednesday, May 03, 2006 Sheet 14 of 40











TI-7411 CardBus Control -- B

Size Document Number RJ6 Main Board Rev 2A


Date: Tuesday, May 09, 2006 Sheet 18 of 40




LED_GP :LED WLEN LINK
Output Current : 7mA
Blink rate : 1 flash per every 3 sec.


WLSW:
Low : disable the radio.
High : Enable the radio.

MDC V1.5





1.Level 1 Environment-related Substances should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.






1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.


BAY to ODD/HDD




HDD CONNECTOR




BAY_ID#	
0	SATA Device
1	USB Device




Bluetooth



Remove WWAN circuit (con36,R506,D28,D27,C912,C910,C913)(P24)



FeliCa



Felica: Molex 52689-0693



QUANTA
COMPUTER

Tip

HDD/BAY/BT

Si

Document Number

RJ6 Main Board



Rev	2A
-----	----

Date: Tuesday, May 09, 2006





Sheet 24 of 40

2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

Docking





KEYBOARD






POWER SW BOARD

USB Camera




2nd FAN UNIT






For MAX8770 pass 2: mount PR64, PQ59, PC79
For MAX8770 pass 3: only mount PR65




QUANTA
COMPUTER









**QUANTA
COMPUTER**

Size	Document Number	Rev
	RJ6 Main Board (LOAD SW/DISCHARGE)	2A
Date: Wednesday, May 03, 2006	Sheet 29 of 40	



1. Level 1 Environment-related Substances Should NEVER be Used.
 2. Purchase Ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.






1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.



**QUANTA
COMPUTER**

Size	Document Number	Rev
	RJ6 Main Board (LDO)	2A
Date:	Monday, May 08, 2006	Sheet 31 of 40






QUANTA COMPUTER

Title: **PCI-SATA SiI3512**


Size: Custom Document Number: **RJ6 Main Board** Rev: 1B

Date: Tuesday, May 09, 2006 Sheet: 34 of 40


1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.



1. Level 1 Environment-related Substances Should NEVER be Used.
2. Purchase Ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.





OPTION STRAPS**M56-P Strap**

STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: full Tx output swing	0 (internal pull-down)
TX_DEEMPH_EN	GPIO1	(recommended) Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	0 (internal pull-down)
Reserved	GPIO(3:2)	(recommended) ATI internal use only. Other logic must not affect this signal during RESET.(GPIO2=VDD_VCL)	00
DEBUG_ACCESS	GPIO4	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible	0 (internal pull-down)
PLL_IBIAS_RD	GPIO[6:5]	Bias Current for the PCI Express PHY PLL	01
Reserved	GPIO8	ATI internal use only. Other logic must not affect this signal during RESET.(Serial ROM Output from ROM)	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type 000x - No ROM, MEM_AP_SIZE=00 128MB(Default) 001x - No ROM, MEM_AP_SIZE=01 256MB 010x - No ROM, MEM_AP_SIZE=10 64MB 011x - No ROM, MEM_AP_SIZE=11 Reserved 1000 - Parallel ROM, chip IDis from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDis from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDis from ROM 1011 - Serial M25P10 ROM (ST), chip IDis from ROM 1100 - Serial M25P05 ROM (ST), chip IDis from ROM 1100 - Serial NX25F011B ROM (ISSI), chip IDis from ROM	GPIO[9,13,12,11] 0000 (internal pull-down)
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this pin low during reset. 0- Slave VIP host port device present. 1-No slave VIP port devices reporting presence during reset	0 (internal pull-down)
Reserved	PCIE_TEST	ATI internal use only. Other logic must not affect this signal during RESET.(Serial ROM Output from ROM)	0
Reserved	HSYNC	ATI internal use only. Other logic must not affect this signal during RESET.(Serial ROM Output from ROM)	0

VRAM Straps**REV. 0.1**

STRAPS	PIN	DESCRIPTION	VALUE
MEMTYP[1:0]	GPIO 27,26	Memory identification for BIOS 00 - Infineon GDDR3 : 2M x 32 bits x 4 banks(Default) 01 - SAMSUNG GDDR3 : 2M x 32 bits x 4 banks 10 - TBD 11 - TBD	00



**QUANTA
COMPUTER**