


JM31-CP Block Diagram

Project code: 91.4HL01.001


PCB P/N : 48.4HL01.031

REVISION : 09921-3



SYSTEM DC/DC RT8223BG0W	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5 49
SYSTEM DC/DC RT8209EG0W	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 50
SYSTEM DC/DC RT8209EG0W	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 50
SYSTEM DC/DC RT8209EG0W	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT 51
CPU DC/DC ISL62882HRTZ-T	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 47, 48
MAXIM CHARGER ISL62881HRTZ-T	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE 53

PCB STACKUP



Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size A3 Document Number **JM31-CP** Rev **-1**

Date: Thursday, February 25, 2010 Sheet 1 of 62

PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

USB Table







Pair	Device
0	USB1
1	USB2
2	USB4
3	MINICARD2
4	WECAM
5	Blue Tooth
6	MINIC1
7	Cardreader
8	NC
9	NC
10	NC
11	NC
12	NC
13	NC


PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2

Madison ATI

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Table of Content			
Title			Rev
Size A3	Document Number		SA
	JM31-CP		
Date: Thursday, February 25, 2010	Sheet 2	of	62





CLARKUNF
 62.10053.561
 1ND = 62.10053.561
 2ND = 62.10053.341









Madison ATI

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (1/7)

Size A3 Document Number JM31-CP Rev SA

Date: Thursday, February 25, 2010 Sheet 4 of 62




Madison AT1

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (2/7)**

Size A3 Document Number **JM31-CP** Rev **SB**

Date: Thursday, February 25, 2010 Sheet 5 of 62



CLARKUNF
62.10053.561
1ND = 62.10053.561
2ND = 62.10055.341

CLARKUNF
62.10053.561
1ND = 62.10053.561
2ND = 62.10055.341


Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (3/7)**

Size A3 Document Number **JM31-CP** Rev SA

Date: Thursday, February 25, 2010 Sheet 6 of 62



PROCESSOR CORE POWER

VCC_CORE
48A

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AG25 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- V35 VCC
- V34 VCC
- V33 VCC
- V32 VCC
- V31 VCC
- V30 VCC
- V29 VCC
- V28 VCC
- V27 VCC
- V26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

CLARKSFIELD





1.1V RAIL POWER

CPU CORE SUPPLY

POWER


SPIN VIDS

SENSE LINES



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarkfield VTT=1.1V



CLARKUNF
62.10053.561
1ND = 62.10053.561
2ND = 62.10055.341



Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsein 221, Taiwan, R.O.C.




Title: **CPU (4/7)**

Size	Document Number	Rev
Custom	JM31-CP	SA

Date: Thursday, February 25, 2010 Sheet 7 of 62



SO-DIMM VREFDQ (M3) Circuit for Clarkfield Processor




CPU1E

CLARKSFIELD





RESERVED

CLARKUNF

62.10053.561
1ND = 62.10053.561
2ND = 62.10055.341



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.



PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled




CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarkfield samples.	
CFG7	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.


Madison ATI

緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (7/7)	
Size A3	Document Number JM31-CP
Date: Thursday, February 25, 2010	Sheet 10 of 62




No Reboot Strap R23	
HDA_SPKR	Low = Default High = No Reboot



SPI_CS0#, SPI_MISO, SPI_MOSI, SPI_CLK:
No series resistor required if routing length is 1.5"-6.5"



When unused all JTAG pins may be NC




SPI_MOSI Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor.
Disable iTPM: Left floating, no pull-down required





INTVRMEN- Integrated SUS 1.1V VRM Enable
High - Enable internal VRs

Integrated VccSusi_05, VccSusi_5, VccCl1_5	INTVRMEN	High=Enable Low=Disable
Integrated VccLan1_05VccCl1_05	LAN100_SLP	High=Enable Low=Disable



HDD





Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


LAN

MINICARD1

MINICARD2



PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3VALW.
 PCIECLKRQ{1,2} should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).



SMBus




PCI-E*

Controller Link

PEG










From CLK BUFFER

Clock Flex



Madison ATI
 緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
 Title: PCH (2/9)
 Size A3 Document Number: JM31-CP Rev -1
 Date: Thursday, February 25, 2010 Sheet 12 of 62





12 SUS_PWR_DN_ACK_R >>> _SUS_PWR_DN_ACK_R







Madison ATI

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: PCH (3/9)
 Size A3 Document Number: JM31-CP
 Date: Thursday, February 25, 2010 Sheet 13 of 62




These pins are left as NC,
because the function is disable.



BOOT BIOS Strap

PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC (Default)
1	0	Reserved
0	1	PCI
1	1	SPI

- 35 PCLK_FWH
- 12 CLK_PCI_FB
- 34 CLK_PCI_KBC



- PCH1E**
- H40 AD0
 - N34 AD1
 - C44 AD2
 - A38 AD3
 - C36 AD4
 - J34 AD5
 - A40 AD6
 - D45 AD7
 - E36 AD8
 - H48 AD9
 - E40 AD10
 - C40 AD11
 - M48 AD12
 - M45 AD13
 - F53 AD14
 - M40 AD15
 - M43 AD16
 - J36 AD17
 - K48 AD18
 - F40 AD19
 - C42 AD20
 - K46 AD21
 - M51 AD22
 - J52 AD23
 - K51 AD24
 - L34 AD25
 - F42 AD26
 - J40 AD27
 - G46 AD28
 - F44 AD29
 - M47 AD30
 - H36 AD31
 - J50 C/BE0#
 - G42 C/BE1#
 - H47 C/BE2#
 - G34 C/BE3#
 - G38 PIRQA#
 - H51 PIRQB#
 - B37 PIRQC#
 - A44 PIRQD#
 - F51 REQ0#
 - A46 REQ1#/GPIO50
 - E45 REQ2#/GPIO52
 - M53 REQ3#/GPIO54
 - F48 GNT0#
 - K46 GNT1#/GPIO51
 - F36 GNT2#/GPIO53
 - H53 GNT3#/GPIO55
 - B41 PIRQE#/GPIO2
 - K53 PIRQF#/GPIO3
 - A36 PIRQG#/GPIO4
 - A48 PIRQH#/GPIO5
 - K6 PCIRST#
 - E44 SERR#
 - E50 PERR#
 - A42 PCI_IRDY#
 - H44 PAR
 - F46 PCI_DEVSEL#
 - C46 PCI_FRAME#
 - D49 PLOCK#
 - D41 PCI_STOP#
 - C48 PCI_TRDY#
 - M7 ICH_PME#
 - D5 PCI_PLTRST#
 - N52 CLKOUT_PCIO
 - P53 CLKOUT_PC11
 - P46 CLKOUT_PC12
 - P51 CLKOUT_PC13
 - P48 CLKOUT_PC14

- 5 OF 10**
- NVRAM**
- AY9 NV_CE#0
 - BD1 NV_CE#1
 - AP15 NV_CE#2
 - BDE NV_CE#3
 - AV9 NV_DQS0
 - BG8 NV_DQS1
 - AP7 NV_DQ0/NV_IO0
 - AP6 NV_DQ1/NV_IO1
 - AT6 NV_DQ2/NV_IO2
 - AT9 NV_DQ3/NV_IO3
 - BB1 NV_DQ4/NV_IO4
 - AV6 NV_DQ5/NV_IO5
 - BB3 NV_DQ6/NV_IO6
 - BA4 NV_DQ7/NV_IO7
 - BE4 NV_DQ8/NV_IO8
 - BB6 NV_DQ9/NV_IO9
 - BD4 NV_DQ10/NV_IO10
 - BC7 NV_DQ11/NV_IO11
 - BD2 NV_DQ12/NV_IO12
 - B8 NV_DQ13/NV_IO13
 - B6 NV_DQ14/NV_IO14
 - BG6 NV_DQ15/NV_IO15
 - BD3 NV_ALE
 - AY6 NV_GLE
 - AU2 NV_RCOMP
 - AV7 NV_RB#
 - AY8 NV_WR#0_RE#
 - AY5 NV_WR#1_RE#
 - AV11 NV_WE#_CK0
 - BES NV_WE#_CK1
 - H18 USBP0N
 - J18 USBP1N
 - A18 USBP2N
 - C18 USBP3N
 - M20 USBP4N
 - F20 USBP5N
 - L20 USBP6N
 - F20 USBP7N
 - L20 USBP8N
 - F20 USBP9N
 - C20 USBP10N
 - M22 USBP11N
 - N22 USBP12N
 - B21 USBP13N
 - D21 USBP14N
 - H22 USBP15N
 - J22 USBP16N
 - F22 USBP17N
 - A22 USBP18N
 - C22 USBP19N
 - G24 USBP20N
 - H24 USBP21N
 - L24 USBP22N
 - M24 USBP23N
 - A24 USBP24N
 - C24 USBP25N
 - B25 USBRBIAS#
 - D25 USBRBIAS
 - N16 OCB#0/GPIO59
 - J16 OCB#1/GPIO40
 - F16 OCB#2/GPIO41
 - C16 OCB#3/GPIO42
 - E14 OCB#4/GPIO43
 - G16 OCB#5/GPIO9
 - F12 OCB#6/GPIO10
 - T15 OCB#7/GPIO14

These pins are left as NC,
because the function is disable.

DMI Termination Voltage		
NV_CLE	Set to Vss when low.	Set to Vcc when high.

Danbury Technology:
Disabled when Low.
Enable when High.

USB

Pair	Device
0	EXT USB1
1	USB1 (on board)
2	EXT USB2
3	MINICARD1
4	WECAM
5	SIM Card
6	NC
7	NC
8	NC
9	NC
10	NC
11	Blue Tooth
12	MINIC2
13	Cardreader

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default

Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (5/9)**














Size A3 | Document Number: **JM31-CP** | Rev: **SB**

Date: Thursday, February 25, 2010 | Sheet 15 of 62

GPIO8 has a weak[20K] internal pull down.
No need to have external pull down/up.
GPIO8 pin set to high at reset.

GPIO15 has a weak[20K] internal pull down.
No need to have external pull up/down.
GPIO 15 pin is set to low at reset.
Low : ME Crypto TLS with no confidentiality
High : ME Crypto TLS with confidentiality

GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.




Madison ATI


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (6/9)**



Size A3 Document Number: **JM31-CP** Rev: **-1**

Date: Thursday, February 25, 2010 Sheet 16 of 62





Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehhih, Taipei Hsein 221, Taiwan, R.O.C.	
Title:	PCH (8/9)
Size A3	JM31-CP
Date: Thursday, February 25, 2010	Rev SA
Sheet 18	of 92






Madison ATI



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (9/9)**

Size A3	Document Number JM31-CP	Rev SA
Date: Thursday, February 25, 2010	Sheet 19	of 62





Layout Note:
Place these Caps near
SO-DIMMA.



Note:
If SA0_DIMM0 = 0, SA1_DIMM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIMM0 = 1, SA1_DIMM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32



62.10017.M51
1ND = 62.10017.V51
2ND = 62.10017.M51




Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDRIII Socket DM1**

Size: Custom Document Number: **JM31-CP** Rev: -3


Date: Thursday, February 25, 2010 Sheet 20 of 62



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from
the Processor than SO-DIMMA

Place these caps
close to VTT1 and
VTT2.






Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3 Socket DM2**

Size: Custom Document Number: **JM31-CP** Rev: **SA**

Date: Thursday, February 25, 2010 Sheet 21 of 62




FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-

Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A




H = HIGH Logic Level L = LOW Logic Level



Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A

H = HIGH Logic Level L = LOW Logic Level



\bar{E}	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

Madison ATI


緯創資通 Wistron Corporation
21F, 86, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PX SWITCH**

Size A3 Document Number: **JM31-CP** Rev: **SB**

Date: Thursday, February 25, 2010 Sheet 22 of 62


LCD/INVERTER/CCD CONN



Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A



H = HIGH Logic Level L = LOW Logic Level




Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A

H = HIGH Logic Level L = LOW Logic Level



modify by RF



Reserve direct connector to KBC

Madison ATI


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **LCD CONN**

Size A3	Document Number JM31-CP	Rev -1
---------	--------------------------------	--------




Date: Thursday, February 25, 2010 Sheet 23 of 62

Layout Notes:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR



DDC_CLK & DATA level shift




Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT CONN**

Size A3 Document Number: **JM31-CP** Rev: **SB**

Date: Thursday, February 25, 2010 Sheet 24 of 62



Madison ATI

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **HDMI CONNECTOR**

Size A3 Document Number **JM31-CP** Rev -1

Date: Thursday, February 25, 2010 Sheet 25 of 62


SATA Connector

2009/09/08 R658 SA測試
power consumption 所更換,
之後要換回(63.00000.00L)




2009/09/08 R658 SA測試
power consumption 所更換,
之後要換回(63.00000.00L)


Madison AT1

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title HDD CONN	
Size A3	Document Number JM31-CP
Date: Thursday, February 25, 2010	Rev -1
Sheet 26 of 62	

BLUETOOTH MODULE



EC20 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request



Madison ATI

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size
A3




Document Number

JM31-CP

Rev
-1

Date: Thursday, February 25, 2010

Sheet 27 of 62




Madison AT1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		USB CONN	
Size	Document Number	JM31-CP	
A3		Rev	-3
Date: Thursday, February 25, 2010		Sheet	28 of 62

2009/09/14 R296 SA測試 power consumption
所更換,之後要換回(63.00000.00L)

2009/09/16 R296 SA測試 power consumption
所更換,之後要換回(63.00000.00L)





Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **Asalia codec ALC271**

Size: A3	Document Number: JM31-CP	Rev: SB
Date: Thursday, February 25, 2010		Sheet 29 of 62



Internal Speaker



LINE OUT





MIC IN



Madison ATI

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
AUDIO jack		
Size	Document Number	Rev
A3	JM31-CP	-1
Date:	Thursday, February 25, 2010	Sheet 30 of 62




Madison AT1







緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.











Title		
LAN CONN		
Size A3	Document Number JM31-CP	Rev SB
Date: Thursday, February 25, 2010	Sheet 31 of	62

for T8 thermal diode



for system thermal diode





PCB_VER_AD	Pull-High RES.	Voltage
SA	1K	3V
SB	2K	2.75V
SC	3K	2.54V
-1	4.7K	2.24V
Reserved	6.98K	1.94V
Reserved	8.2K	1.81V
Reserved	10K	1.65V

Madison ATI

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




File: **KBC NPCE781B**

Size: _____ Document Number: **74.0690.17B** Rev: **-1**





Date: Thursday, February 25, 2010 Sheet: **34** of **62**

MB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
 KB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

TOUCH PAD









1 12
T/P



Madison ATI

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Touch PAD	
Size A3	Document Number JM31-CP
Date: Thursday, February 25, 2010	Sheet 36 of 62
	Rev -1




SA1006


Madison ATI

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
POWER CONN	
Title Size A3	Document Number JM31-CP
Date: Thursday, February 25, 2010	Sheet 37 of 62


ISL62883 VCC_CORE




TPS51123 5V/3D3V




RT9026 0D75V_S0




RT9025 1D8V




RT9025 1D5V




Charger BQ24745



RT8209B 1D05V




Adapter




Madison ATI

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title Power Block Diagram			
Size	Document Number	Rev	SA
JM31-CP			
Date: Thursday, February 25, 2010	Sheet 39	of	62



Intel support POC (power on current).





Madison ATI


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL62882 CPU CORE (1/2)**

Size: A3 Document Number: **JM31-CP** Rev: -1

Date: Thursday, February 25, 2010 Sheet 40 of 62





I_{omax}=4A
OCP>7.5A

I_{omax}=5A
OCP>13.5A

$$V_{out} = 2 * (1 + R1/R2)$$

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2

Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8223BGQW 5V/3D3V**

Size A3 Document Number: **JM31-CP** Rev SB

Date: Thursday, February 25, 2010 Sheet 42 of 62

Close to VFB Pin (pin5)

Close to VFB Pin (pin2)

SB 1120

SB 1120

SA 1009


SA 1009

SA 1009


Close to VFB Pin (pin5)

Close to VFB Pin (pin2)

RT8209E for 1D5V



RT8209E for 1D05V




Madison ATI

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **RT8209E 1D5V/RT8209E 1D05V**

Size: A3 Document Number: **JM31-CP** Rev: SB


Date: Thursday, February 25, 2010 Sheet: 43 of 62



RT8209E for VCCP





Freq=360KHz



$I_d = 15A$
 $Q_g = 15 \sim 21nC$
 $R_{dson} = 5.2 \sim 6.9mohm$

$$V_{out} = 0.75 * (1 + R1/R2)$$

$I_{omax} = 14A$
 $OCP > 28.5A$



Madison ATI


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8209E +VCCP**


Size A3 Document Number **JM31-CP** Rev **SB**

Date: Thursday, February 25, 2010 Sheet 44 of 62


RT8015A for 1D8V_S0



09/08 add 3D3V_S5, R837, R836 RT9026 for 0D75V_S3



RT9025 for 1V_VGA






Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT9025 1D8V 1V/RT9026 0D75**


Size A3 Document Number **JM31-CP** Rev -3

Date: Thursday, February 25, 2010 Sheet 45 of 62




I_omax=12A
OCP>18A

78.33719.L01
2ND = 77.C3371.051



RT8209E for VGA



$$V_{out} = 0.75 * ((1 + (R1/R2)))$$

I_{omax}=18A
OCP>27A

for 40nm GPU
1.5Kohm for N10P/M

DIS(Madison:64.13025.6DL / Park:64.68015.6DL)
2N7002EDW-GP
84.27002.F3F
2ND = 84.DMN6.03F

SA 0312'09
RT8209A to RT8209B
by power wayne

PARK (6.8K)

GPIO15/VID0	VGA_CORE
0	0.90V
1	1.12V

MADISON (13K)

GPIO15/VID0	VGA_CORE
0	0.90V
1	1.02V

Madison ATI


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8209E VGA CORE**


Size A3 Document Number **JM31-CP** Rev SB

Date: Thursday, February 25, 2010 Sheet 48 of 62

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size
A3


















Document Number

JM31-CP


Rev
SB

Date: Thursday, February 25, 2010

Sheet 49 of 62



Check test point



Test Point 放在 Dimm Door 打開可量測處

Madison ATI

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AFTE TP

Size
A3

Document Number


JM31-CP

Rev
SA


Date: Thursday, February 25, 2010

Sheet 51 of 62


+3VS to 3.3V_DELAY Transfer



A04468, SO-8
 $I_d=11.6A$, $Q_g=9-12nC$
 $R_{dson}=17.4-22m\ ohm$



G9661 for 1D8V_VGA






Madison ATI

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
ATI POWER		
Size	Document Number	Rev
A3	JM31-CP	-1
Date:	Thursday, February 25, 2010	Sheet 52 of 62

4 PEG_TXP[15..0] << PEG_TXP[15..0]
 4 PEG_TXN[15..0] << PEG_TXN[15..0]

4 PEG_RXP[15..0] << PEG_RXP[15..0]
 4 PEG_RXN[15..0] << PEG_RXN[15..0]



PCI EXPRESS INTERFACE


MADISON-PRO-GP
71.MDSON.M01
 2ND = 71.0PARK.M04
 DIS

Madison ATI

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Madison PCIE

Size A3	Document Number	Rev
	JM31-CP	SB
Date: Thursday, February 25, 2010	Sheet 53	of 62



DVPPDATA [3:2:1:0] for VRAM type selection H/W strap
Should provide VRAM Table for VBIOS request

DVPPDATA [3:0]
0100 512MB Hynix-H5PS1G63EFR-20L (500MHz)
1000 512MB Samsung-K4N1G164QE-HC20 (500MHz)
1100 512MB QIMONDA HYB18T1G162E-20 (500MHz)

**It's strap for GDDR3-136ball
Need to Clarify**


10/02
R841在GPU 1P時需要DY
在GPU ENG 時需要pull-high 10K
到3D3V_VGA (for DIS)



10/02
R840在GPU 1P時需要DY
在GPU ENG 時需要pull-up 0 ohm
到VGA_XIN1 (for DIS)

10/02
R734在GPU 1P時需要DY
在GPU ENG 時需要pull-low 10K
到GND (for DIS)

For Thermal sensor
TP70
TP66
SA 0913


MADSON-PRO-GP
71.MDSON.M01
2ND = 71.OPARK.M04





For SST1-1.8/SST1-2/DDR1/GDDR1: 0.5 * VDDR1.
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R




Madison: MEM_CALRP[0,2] signals are used.
Park: MEM_CALRP1 and MEM_CALRN1 are used

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe Full Tx Output Swing Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	X
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	X
RESERVED	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RESERVED	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	X
VIP_DEVICE_STRAP_ENA (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X
RSVD	V2SYNC		0
RSVD	H2SYNC		0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 0: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	X X


AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR FULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	x000	ST	M25P05A
256MB	x001	ST	M25P10A
64MB	x010	ST	M25P20
32MB	x	ST	M25P40
512MB	x	ST	M25P80
1GB	x	Chinglis (formerly PMC)	Pm25LV512A
2GB	x	Chinglis (formerly PMC)	Pm25LV010A
4GB	x		



Designator	For M97-M2	For Manhattan
R_MEM_1	10K	10K
R_MEM_2	40R/Short	680R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF




Madison AT1

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: **Madison Memory / Straps**




Size: A2 Document Number: **JM31-CP** Rev: SB

Date: Thursday, February 26, 2010 Sheet: 57 of 62



For SST1-1.8/SST1-2/DDR1/GDDR1: 0.5 * VDDR1.
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R



Madison AT1




緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: **Madison Memory / Straps**

Size: A2 Document Number: **JM31-CP** Rev: SB


Date: Thursday, February 26, 2010 Sheet: 57 of 62

DDR3



SAMSUNG: 72.41164.H0U (VR.1GB0B.006)
HYNIX: 72.51G63.C0U (VR.1GB0G.004)

- 57,59 DQMA#[0..7] <<>
- 57,59 RDQSA#[0..7] <<>
- 57,59 WDQSA#[0..7] <<>
- 57,59 MAA[0..12] <<
- 57,59 MDA[0..63] <<>



Madison ATI


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM(1/4)**




Size A3 Document Number **JM31-CP** Rev -1

Date: Thursday, February 25, 2010 Sheet 58 of 62

DDR3







DDR3



SAMSUNG: 72.41164.H0U (VR.1GB0B.006)
HYNIX: 72.51G63.C0U (VR.1GB0G.004)

- 57.61 DQMB[0..7] <<>
- 57.61 RDQSB[0..7] <<>
- 57.61 WDQSB[0..7] <<>
- 57.61 MAB[0..12] <<> MAB[0..12]
- 57.61 MDB[0..63] <<> MDB[0..63]

DDR3




- 57.60 DQMB#[0..7] <<>
- 57.60 RDQSB#[0..7] <<>
- 57.60 WDQSB#[0..7] <<>
- 57.60 MAB#[0..12] <<
- 57.60 MDB#[0..63] <<>

SAMSUNG: 72.41164.H0U (VR.1GB0B.006)
HYNIX: 72.51G63.C0U (VR.1GB0G.004)

Madison ATI

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
VRAM(4/4)			
Title	Document Number		Rev
	JM31-CP		-1
Date: Thursday, February 25, 2010	Sheet	61 of	62



Madison ATI

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Modify History

Size

Document Number

JM31-CP

Rev

SA

Date: Thursday, February 25, 2010

Sheet 62 of 62