












STITCH CAPACITORS





EMI CAP.



 **PROJECT :BD3**
Quanta Computer Inc.





Size	Document Number	Rev
	GFX(PCIE I/F)	1A
Date:	Thursday, November 08, 2007	Sheet 3 of 13



PROJECT :BD3
Quanta Computer Inc.



Size	Document Number GFX(MEM I/F 1/2)	Rev 1A
------	--	------------------

Date:	Monday, November 12, 2007	Sheet	5	of	13
-------	---------------------------	-------	---	----	----



DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R
MVREF Voltage	0.9V	1.28V

0.5*VDDQ 0.713*VDDQ






PROJECT :BD3
Quanta Computer Inc.




Size	Document Number	Rev
	GFX(MEM I/F 2/2)	1A
Date:	Thursday, November 08, 2007	Sheet 6 of 13



Channel A-1






Channel A-1






 PROJECT :BD3 Quanta Computer Inc.			
Size	Document Number VRAM*4 (GDDR2-BGA84)	Rev 1A	
Date:	Thursday, November 08, 2007	Sheet	8 of 13



Channel B-1



Channel B-2



STRAP PIN




CONFIGURATION STRAPS

CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE RSVD = ATI RESERVED (DO NOT INSTALL)	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	M8x	M7x
BIF_MSI_DIS	VIP1	MESSAGE SIGNAL INTERRUPT ENABLED	NA	0
BIF_AUDIO_EN	VIP3	ENABLE HD AUDIO (M7x/M8x-M)	NA	X
BIF_64BAR_EN_A	VIP5	64 BIT BARS DISABLED	NA	0
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	X
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MUXED OUT	0	0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO (M82-S)	X	RSVD
BIF_GEN2_EN_A	GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	NA	X
ROMIDCFG(3:0)	GPIO[13:11,9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XX X X	X X X X
VIP_DEVICE_STRAP_ENA	VSYNC	IGNORE VIP DEVICE STRAPS	0	0
BIF_VGA_DIS	PSYNC	VGA ENABLED	0	0
BIF_HDMI_EN	HSYNC	HDMI ENABLE (SEE NOTE 2)	X	X
DEBUG_I2C_ENABLE	GPIO6	Internal use only	0	0
MEM_TYPE	ANY UNUSED GPIO OR DVP THAT ARE NOT CONFIG STRAPS FOR EXAMPLE DVPDATA20:23 IN THIS DESIGN	MEMORY TYPE,MAKE AND SIZE INFO	X X X X	X X X X


M86-DDR2 Memory Aperture size

Vendor	Size	RAM_STRAP3 DVPDATA_23	RAM_STRAP2 DVPDATA_22	RAM_STRAP1 DVPDATA_21	RAM_STRAP0 DVPDATA_20
Samsung	128M				
	256M				
	512M				
Hynix	128M	0	1	1	0
	256M	0	1	0	1
	512M	0	1	0	0
Qimonda (500MHz)	128M	0	0	1	0
	256M	0	0	0	1
	512M	0	0	0	0


Thermal Sensor



Flash ROM




Hole



PROJECT :BD3		
Quanta Computer Inc.		
Title	Document Number	Rev
Size B	STRAP & EEPROM	A
Date:	Thursday, November 15, 2007	Sheet 10 of 13

8/30 Modify

The diagram shows an NC7SZ08P5X inverter circuit. The input (pin 1) is connected to a +1.8V supply through a 37.4k resistor (PR1) and a 100k resistor (PR2) to ground. The output (pin 4) is connected to a +3V supply through a 100k resistor (PR3) and a 100k resistor (PR4) to ground. The inverter's ground (pin 2) is connected to a 1.8V supply through a 100k resistor (PR5) and a 0.1uF capacitor (PC7) to ground. The output signal is labeled 1.1_EN.



Model	REV	CHANGE LIST	MODEL	BD3 VGA/B				
				FROM	To			
BD3 VGA/B	1A	FIRST RELEASED: E200710-1822 (PCB: DABD3UB18A0)		X	1A			
	2A	2ND RELEASED: E200710-3032 (PCB: DABD3UB18B0) Page02 : Add AND gate circuit (U13/R136/R137/R138/C263) to fine-tune power-good signal Page04 : Because GPIO_19 (temp_fail) output high level, change pull-up to pull-down (reserve) ==>Don't highlight to customer Change C39/C43 from 15pf to 6.8pf (CH-686T0B07) for 27Mhz frequency correction Page07 : Change R98 (2Kohm)/C195(1uf) to fine-tune power-on sequence for +3V_D Power circuit (Page11~12) 1. Change PC26 from original P/N: CH02206JB08 Value: 22p/25V_4 to final P/N: CH33303ZB30 Value: 33n/16V_4. 2. Change PC15 from original P/N: CH5103K9901 Value: 1u/16V_6 to final P/N: CH04706K909 Value: 47p/50V_6. 3. Change PR14 from original P/N: CS11003F953 Value: 100/F_6_4 to final P/N: CS04323F909 Value: 43.2/F_6. 4. Change PC17 from original P/N: CH23306JB16 Value: 3.3n/50V_4 to final P/N: CH33302KB12 Value: 33n/10V_4. 5. Remove PC11 original P/N: CH41006K911 Value: 0.1u/50V_6 6. Add PC14 original P/N: CH733RM8858 Value: 330u/2V_7343 7. Change PR16 from original P/N: CS21912FB13 Value: 1.91K/F_4 to final P/N: CS26802FB19 Value: 6.8K/F_4. 8. Change PR10 from original P/N: CS22943F916 Value: 2.94K/F_6 to final P/N: CS23653F912 Value: 3.65K/F_6. 9. Change PC26 from original P/N: CH3334K1B00 Value: 33n/25V_4 to final P/N: CH33303ZB30 Value: 33n/16V_4. 10.Add PC32 to final P/N: CH03306J905 Value: 33p/50V_6		X	1A			
				1A	2A			
				1A	2A			
				1A	2A			
				1A	2A			
				1A	2A			
				1A	2A			
				1A	2A			
				1A	2A			
				1A	2A			
				1A	2A			
				1A	2A			
				1A	2A			
				1A	2A			
				1A	2A			
	2B	3RD RELEASED: E2007??-???? (PCB: DABD3UB18C0) Page02/04/10 : Change +3V to +3V_D (delayed 3.3V) power rail to avoid leakage during power-up for DDC/GPIO Page04 : Add test point (T22/T23) at SDA/SCL for I2C Debug access Add test point (T24/25/26/27/28) for GPU boundary scan test Page07 : Add bead(L36/L37) to separate VDDR4 and VDDR5 power for AMD request Page10 : Change DVPPDATA[20..23] pull-up to VDDR4(+1.8V)		2A	2B			
				2A	2B			
				2A	2B			
				2A	2B			
				2A	2B			
	3A							
 PROJECT : BD3 Quanta Computer Inc. Size Document Number Change list Date: Thursday, November 15, 2007 Sheet 13 of 13 Rev 2B		DOC NO.	PROJECT MODEL :	BD3 VGA/B	APPROVED BY:		DATE:	2007/11/05
			PART NUMBER:		DRAWING BY:		REVISION:	2B