



[illegible]

Clock Generator



	IC58LPRS365BGLFT (ALP8SP512TTR)	Pin 4	IC58LPRS365BGLFT (ALP8SP512TTR)	Pin 5	IC58LPRS365BGLFT (ALP8SP512TTR)	Pin 6	IC58LPRS365BGLFT (ALP8SP512TTR)	Pin 7	IC58LPRS365BGLFT (ALP8SP512TTR)
		PULL HIGH		PULL DOWN					
Pin 4	PCI2/TME	NO OVERCLOCKING (default)	Pin 5	PCI-3	NO OVERCLOCKING (default)	Pin 6	PCI-4/27M_SEL	Pin 7	PCI-5/ITP_EN
Pin 5	PCI-3	NO OVERCLOCKING (default)	Pin 6	PCI-4/27M_SEL	NO OVERCLOCKING (default)	Pin 7	PCI-5/ITP_EN		
Pin 6	PCI-4/27M_SEL	NO OVERCLOCKING (default)							
Pin 7	PCI-5/ITP_EN	NO OVERCLOCKING (default)							



<MAIN>-IC58LPRS365BGLFT QCI:ALP8SP512TTR
<SECOND>-SLG8SP512TTR: QCI:ALP8SP512K05


BOM Option Table

Reference	Description
IV@	INT VGA
EV@	EXT VGA


FREQ. SEL TABLE

BSEL Frequency Select Table


FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz



Clock Gen I2C



11/01 Del1 C3195



Quanta Computer Inc.	
PROJECT : BL5M Montevina	
Size	Document Number
CLK_GEN/ CK505	Rev 1A
Date	Monday, March 10, 2008
Sheet	2 of 37

BOM Option Table


Reference	Description
N/A	N/A

Need NC 20PCS 10u before A1 BOM released(A0 all stuff)

Place these parts reference to Intel demo board.

Layout Note:
Inside CPU center cavity in 2 rows

U24D	VSS[001]	VSS[082]	P21
A4	VSS[002]	VSS[083]	P24
A8	VSS[003]	VSS[084]	R2
A11	VSS[004]	VSS[085]	R5
A14	VSS[005]	VSS[086]	R22
A16	VSS[006]	VSS[087]	R25
A19	VSS[007]	VSS[088]	T4
A23	VSS[008]	VSS[089]	T23
AF2	VSS[009]	VSS[090]	T28
B6	VSS[010]	VSS[091]	U3
B8	VSS[011]	VSS[092]	U6
B11	VSS[012]	VSS[093]	U21
B13	VSS[013]	VSS[094]	V5
B16	VSS[014]	VSS[095]	V22
B19	VSS[015]	VSS[096]	V25
B21	VSS[016]	VSS[097]	W1
B24	VSS[017]	VSS[098]	W23
C5	VSS[018]	VSS[099]	W26
C11	VSS[019]	VSS[100]	Y3
C14	VSS[020]	VSS[101]	Y21
C16	VSS[021]	VSS[102]	Y24
C19	VSS[022]	VSS[103]	Y28
C2	VSS[023]	VSS[104]	AA5
C22	VSS[024]	VSS[105]	AA8
C25	VSS[025]	VSS[106]	AA11
D1	VSS[026]	VSS[107]	AA14
D4	VSS[027]	VSS[108]	AA16
D8	VSS[028]	VSS[109]	AA19
D11	VSS[029]	VSS[110]	AA25
D13	VSS[030]	VSS[111]	AB1
D16	VSS[031]	VSS[112]	AB4
D19	VSS[032]	VSS[113]	AB8
D23	VSS[033]	VSS[114]	AB11
D26	VSS[034]	VSS[115]	AB14
E3	VSS[035]	VSS[116]	AB16
E6	VSS[036]	VSS[117]	AB19
E8	VSS[037]	VSS[118]	AB23
E14	VSS[038]	VSS[119]	AC3
E16	VSS[039]	VSS[120]	AC6
E19	VSS[040]	VSS[121]	AC8
E21	VSS[041]	VSS[122]	AC11
E24	VSS[042]	VSS[123]	AC14
F5	VSS[043]	VSS[124]	AC16
F8	VSS[044]	VSS[125]	AC19
F9	VSS[045]	VSS[126]	AC21
F13	VSS[046]	VSS[127]	AD2
F16	VSS[047]	VSS[128]	AD5
F19	VSS[048]	VSS[129]	AD8
F2	VSS[049]	VSS[130]	AD11
F25	VSS[050]	VSS[131]	AD16
G4	VSS[051]	VSS[132]	AD19
G1	VSS[052]	VSS[133]	AD22
G23	VSS[053]	VSS[134]	AD25
G26	VSS[054]	VSS[135]	AE1
H2	VSS[055]	VSS[136]	AE4
H6	VSS[056]	VSS[137]	AE8
H21	VSS[057]	VSS[138]	AE11
H24	VSS[058]	VSS[139]	AE14
J2	VSS[059]	VSS[140]	AE16
J5	VSS[060]	VSS[141]	AE19
J22	VSS[061]	VSS[142]	AE23
J25	VSS[062]	VSS[143]	AE26
K1	VSS[063]	VSS[144]	A2
K4	VSS[064]	VSS[145]	AF6
K23	VSS[065]	VSS[146]	AF11
K26	VSS[066]	VSS[147]	AF16
L3	VSS[067]	VSS[148]	AF19
L6	VSS[068]	VSS[149]	AF21
L21	VSS[069]	VSS[150]	A25
L24	VSS[070]	VSS[151]	AF25
M2	VSS[071]	VSS[152]	
M22	VSS[072]	VSS[153]	
M25	VSS[073]	VSS[154]	
M28	VSS[074]	VSS[155]	
N1	VSS[075]	VSS[156]	
N4	VSS[076]	VSS[157]	
N23	VSS[077]	VSS[158]	
N26	VSS[078]	VSS[159]	
P3	VSS[079]	VSS[160]	
	VSS[080]	VSS[161]	
	VSS[081]	VSS[162]	
	VSS[082]	VSS[163]	




Penryn CPU Power Status and max current table

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC_CORE	O	X	X	VID	47A	Standard Voltage CPU
VCC_CORE	O	X	X	VID	50A	SV Design Target
VCC_CORE	O	X	X	VID	TBD	Extreme Edition CPU
VCC_CORE	O	X	X	VID	67A	EE Design Target
VCCA	O	X	X	+1.5V	130mA	
VCCP	O	X	X	+1.05V	4.5A	Before VCC Stable
VCCP	O	X	X	+1.05V	2.5A	After VCC Stable

(See Penryn EMTS Rev:1.0 Table 7,8 for voltage and current)

(See Penryn EMTS Rev:1.0 Table-3 for VID table)




PROJECT : BL5M Montevina


Size	Document Number	Rev
CLK_GEN / CK505		1A
Date: Monday, March 10, 2008	Sheet 4 of 37	

BOM Option Table


Reference	Description
N/A	N/A




11/01 Modify



W:10,S:20 , L<0.5"



11/01 Modify



Quanta Computer Inc.

PROJECT : BL5M Montevina

Size	Document Number	Rev
	CLK. GEN./ CK505	1A
Date:	Monday, March 10, 2008	Sheet 5 of 37



BOM Option Table

Reference	Description
N/A	N/A

(13) M_A_DQ[63:0]

U23D
M_A_DQ0 A338 SA_DQ_0
M_A_DQ1 A341 SA_DQ_1
M_A_DQ2 AN38 SA_DQ_2
M_A_DQ3 AM38 SA_DQ_3
M_A_DQ4 A336 SA_DQ_4
M_A_DQ5 A340 SA_DQ_5
M_A_DQ6 AM44 SA_DQ_6
M_A_DQ7 AM42 SA_DQ_7
M_A_DQ8 AN43 SA_DQ_8
M_A_DQ9 AN44 SA_DQ_9
M_A_DQ10 AU40 SA_DQ_10
M_A_DQ11 AT38 SA_DQ_11
M_A_DQ12 AN41 SA_DQ_12
M_A_DQ13 AN39 SA_DQ_13
M_A_DQ14 AU44 SA_DQ_14
M_A_DQ15 AU42 SA_DQ_15
M_A_DQ16 AV39 SA_DQ_16
M_A_DQ17 AY44 SA_DQ_17
M_A_DQ18 BA40 SA_DQ_18
M_A_DQ19 BD43 SA_DQ_19
M_A_DQ20 AV41 SA_DQ_20
M_A_DQ21 AY43 SA_DQ_21
M_A_DQ22 BB41 SA_DQ_22
M_A_DQ23 BC40 SA_DQ_23
M_A_DQ24 AY37 SA_DQ_24
M_A_DQ25 BD38 SA_DQ_25
M_A_DQ26 AV37 SA_DQ_26
M_A_DQ27 AT36 SA_DQ_27
M_A_DQ28 AY38 SA_DQ_28
M_A_DQ29 BB38 SA_DQ_29
M_A_DQ30 AV36 SA_DQ_30
M_A_DQ31 AW36 SA_DQ_31
M_A_DQ32 BD13 SA_DQ_32
M_A_DQ33 AU11 SA_DQ_33
M_A_DQ34 BC11 SA_DQ_34
M_A_DQ35 BA12 SA_DQ_35
M_A_DQ36 AU13 SA_DQ_36
M_A_DQ37 AV13 SA_DQ_37
M_A_DQ38 BD12 SA_DQ_38
M_A_DQ39 BC12 SA_DQ_39
M_A_DQ40 BB9 SA_DQ_40
M_A_DQ41 BA9 SA_DQ_41
M_A_DQ42 AU10 SA_DQ_42
M_A_DQ43 AV9 SA_DQ_43
M_A_DQ44 BA11 SA_DQ_44
M_A_DQ45 BD9 SA_DQ_45
M_A_DQ46 AY8 SA_DQ_46
M_A_DQ47 BA6 SA_DQ_47
M_A_DQ48 AV5 SA_DQ_48
M_A_DQ49 AV7 SA_DQ_49
M_A_DQ50 AT9 SA_DQ_50
M_A_DQ51 AN8 SA_DQ_51
M_A_DQ52 AU6 SA_DQ_52
M_A_DQ53 AU5 SA_DQ_53
M_A_DQ54 AT5 SA_DQ_54
M_A_DQ55 AN10 SA_DQ_55
M_A_DQ56 AM11 SA_DQ_56
M_A_DQ57 AM5 SA_DQ_57
M_A_DQ58 AJ9 SA_DQ_58
M_A_DQ59 AJ8 SA_DQ_59
M_A_DQ60 AN12 SA_DQ_60
M_A_DQ61 AM13 SA_DQ_61
M_A_DQ62 AJ11 SA_DQ_62
M_A_DQ63 AJ12 SA_DQ_63

CANTIGA_1p2

DDR SYSTEM MEMORY A

SA_BS_0 BD21 M_A_BS#0
SA_BS_1 BG18 M_A_BS#1
SA_BS_2 AT25 M_A_BS#2
SA_RAS# BB20 M_A_RAS#
SA_CAS# BD20 M_A_CAS#
SA_WE# AY20 M_A_WE#
SA_DM_0 AM37 M_A_DM0
SA_DM_1 AT41 M_A_DM1
SA_DM_2 AY41 M_A_DM2
SA_DM_3 AU39 M_A_DM3
SA_DM_4 BB12 M_A_DM4
SA_DM_5 AY6 M_A_DM5
SA_DM_6 AT7 M_A_DM6
SA_DM_7 AJ5 M_A_DM7
SA_DQS_0 AJ44 M_A_DQS0
SA_DQS_1 AT44 M_A_DQS1
SA_DQS_2 BA43 M_A_DQS2
SA_DQS_3 BC37 M_A_DQS3
SA_DQS_4 AW12 M_A_DQS4
SA_DQS_5 BC8 M_A_DQS5
SA_DQS_6 AU8 M_A_DQS6
SA_DQS_7 AM7 M_A_DQS7
SA_DQS#_0 AJ43 M_A_DQS#0
SA_DQS#_1 AT43 M_A_DQS#1
SA_DQS#_2 BA44 M_A_DQS#2
SA_DQS#_3 BD37 M_A_DQS#3
SA_DQS#_4 AY12 M_A_DQS#4
SA_DQS#_5 BD8 M_A_DQS#5
SA_DQS#_6 AU9 M_A_DQS#6
SA_DQS#_7 AM8 M_A_DQS#7
SA_MA_0 BA21 M_A_A0
SA_MA_1 BC24 M_A_A1
SA_MA_2 BG24 M_A_A2
SA_MA_3 BH24 M_A_A3
SA_MA_4 BG25 M_A_A4
SA_MA_5 BA24 M_A_A5
SA_MA_6 BD24 M_A_A6
SA_MA_7 BG27 M_A_A7
SA_MA_8 BF25 M_A_A8
SA_MA_9 AW24 M_A_A9
SA_MA_10 BC21 M_A_A10
SA_MA_11 BG26 M_A_A11
SA_MA_12 BH26 M_A_A12
SA_MA_13 BH17 M_A_A13
SA_MA_14 AY25 M_A_A14

(13) M_B_DQ[63:0]

U23E
M_B_DQ0 AK47 SB_DQ_0
M_B_DQ1 AH46 SB_DQ_1
M_B_DQ2 AP47 SB_DQ_2
M_B_DQ3 AP46 SB_DQ_3
M_B_DQ4 A348 SB_DQ_4
M_B_DQ5 AJ46 SB_DQ_5
M_B_DQ6 AM48 SB_DQ_6
M_B_DQ7 AP48 SB_DQ_7
M_B_DQ8 AU47 SB_DQ_8
M_B_DQ9 AU46 SB_DQ_9
M_B_DQ10 BA48 SB_DQ_10
M_B_DQ11 AY48 SB_DQ_11
M_B_DQ12 AT47 SB_DQ_12
M_B_DQ13 AR47 SB_DQ_13
M_B_DQ14 BA47 SB_DQ_14
M_B_DQ15 BC47 SB_DQ_15
M_B_DQ16 BC46 SB_DQ_16
M_B_DQ17 BC44 SB_DQ_17
M_B_DQ18 BG43 SB_DQ_18
M_B_DQ19 BF43 SB_DQ_19
M_B_DQ20 BE45 SB_DQ_20
M_B_DQ21 BC41 SB_DQ_21
M_B_DQ22 BF40 SB_DQ_22
M_B_DQ23 BC37 SB_DQ_23
M_B_DQ24 BG38 SB_DQ_24
M_B_DQ25 BF38 SB_DQ_25
M_B_DQ26 BH35 SB_DQ_26
M_B_DQ27 BG35 SB_DQ_27
M_B_DQ28 BH40 SB_DQ_28
M_B_DQ29 BG39 SB_DQ_29
M_B_DQ30 BG34 SB_DQ_30
M_B_DQ31 BH34 SB_DQ_31
M_B_DQ32 BH14 SB_DQ_32
M_B_DQ33 BG12 SB_DQ_33
M_B_DQ34 BH11 SB_DQ_34
M_B_DQ35 BG8 SB_DQ_35
M_B_DQ36 BH12 SB_DQ_36
M_B_DQ37 BF11 SB_DQ_37
M_B_DQ38 BF9 SB_DQ_38
M_B_DQ39 BG7 SB_DQ_39
M_B_DQ40 BC5 SB_DQ_40
M_B_DQ41 BC6 SB_DQ_41
M_B_DQ42 AV3 SB_DQ_42
M_B_DQ43 AY1 SB_DQ_43
M_B_DQ44 BF6 SB_DQ_44
M_B_DQ45 BF5 SB_DQ_45
M_B_DQ46 BA1 SB_DQ_46
M_B_DQ47 BD3 SB_DQ_47
M_B_DQ48 AV2 SB_DQ_48
M_B_DQ49 AU3 SB_DQ_49
M_B_DQ50 AR3 SB_DQ_50
M_B_DQ51 AN2 SB_DQ_51
M_B_DQ52 AY2 SB_DQ_52
M_B_DQ53 AV1 SB_DQ_53
M_B_DQ54 AP3 SB_DQ_54
M_B_DQ55 AR1 SB_DQ_55
M_B_DQ56 AL1 SB_DQ_56
M_B_DQ57 AL2 SB_DQ_57
M_B_DQ58 AJ1 SB_DQ_58
M_B_DQ59 AH1 SB_DQ_59
M_B_DQ60 AM2 SB_DQ_60
M_B_DQ61 AM3 SB_DQ_61
M_B_DQ62 AH3 SB_DQ_62
M_B_DQ63 AJ3 SB_DQ_63

CANTIGA_1p2

DDR SYSTEM MEMORY B


SB_BS_0 BC16 M_B_BS#0
SB_BS_1 BB17 M_B_BS#1
SB_BS_2 BB33 M_B_BS#2
SB_RAS# AU17 M_B_RAS#
SB_CAS# BG16 M_B_CAS#
SB_WE# BF14 M_B_WE#
SB_DM_0 AM47 M_B_DM0
SB_DM_1 AY47 M_B_DM1
SB_DM_2 BA40 M_B_DM2
SB_DM_3 BF35 M_B_DM3
SB_DM_4 BG11 M_B_DM4
SB_DM_5 BA3 M_B_DM5
SB_DM_6 AP1 M_B_DM6
SB_DM_7 AK2 M_B_DM7
SB_DQS_0 AL47 M_B_DQS0
SB_DQS_1 AY48 M_B_DQS1
SB_DQS_2 BG41 M_B_DQS2
SB_DQS_3 BG37 M_B_DQS3
SB_DQS_4 BH9 M_B_DQS4
SB_DQS_5 BB2 M_B_DQS5
SB_DQS_6 AU1 M_B_DQS6
SB_DQS_7 AN6 M_B_DQS7
SB_DQS#_0 AL46 M_B_DQS#0
SB_DQS#_1 AY47 M_B_DQS#1
SB_DQS#_2 BH41 M_B_DQS#2
SB_DQS#_3 BH37 M_B_DQS#3
SB_DQS#_4 BG9 M_B_DQS#4
SB_DQS#_5 BC2 M_B_DQS#5
SB_DQS#_6 AT2 M_B_DQS#6
SB_DQS#_7 AN5 M_B_DQS#7
SB_MA_0 AV17 M_B_A0
SB_MA_1 BA25 M_B_A1
SB_MA_2 BC25 M_B_A2
SB_MA_3 AU25 M_B_A3
SB_MA_4 AW25 M_B_A4
SB_MA_5 BB28 M_B_A5
SB_MA_6 AU28 M_B_A6
SB_MA_7 AW28 M_B_A7
SB_MA_8 AT33 M_B_A8
SB_MA_9 BD33 M_B_A9
SB_MA_10 BB16 M_B_A10
SB_MA_11 AW33 M_B_A11
SB_MA_12 AY33 M_B_A12
SB_MA_13 BH15 M_B_A13
SB_MA_14 AU33 M_B_A14




Quanta Computer Inc.
PROJECT : BL5M Montevina

Size	Document Number	Rev
	CLK_GEN/ CK505	1A
Date	Monday, March 10, 2008	Sheet 7 of 37

Reference	Description
IV@	INT VGA
EV@	EXT VGA





North Bridge Strap Pin Configuration Table

(See DG 1.0 P295 Table 184)
(See NB EDS 1.0 P187 Table 74)

BOM Option Table

Reference	Description
N/A	N/A

Pin Name	Strap description	Configuration	PU<4.02K> PD <2.21K>	Note
CFG[2:0]	FSB Frequency Select	[000]= FSB 1066MHz [010] = FSB 800MHz [011] = FSB 667MHz	See Page 2 FSB selection table	
CFG[4:3]	Reserved			
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)	(6) MCH_CFG_5  R93 *4.02K/F_4	
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)	(6) MCH_CFG_6  R99 *10K/F_4	
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)	(6) MCH_CFG_7  R98 *4.02K/F_4	
CFG8	Reserved			
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)	(6) MCH_CFG_9  R454 *4.02K/F_4	
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)	(6) MCH_CFG_10  R455 *4.02K/F_4	
CFG11	Reserved			
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)	(6) MCH_CFG_12  R76 *4.02K/F_4	
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)	(6) MCH_CFG_13  R77 *4.02K/F_4	
CFG[15:14]	Reserved			
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)	(6) MCH_CFG_16  R75 *4.02K/F_4	
CFG[18:17]	Reserved			
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed	(6) MCH_CFG_19  R72 *4.02K/F_4 +3V	
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port	(6) MCH_CFG_20  R73 *4.02K/F_4 +3V	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI/DP Device Present(Default) 1 = SDVO/HDMI/DP Device present	(6,20) SDVO_CTRLDATA  R146 *2.2K/F_4 +3V	
L_DDC_DATA	Local Flat Panel(LFP) Present	0 = LFP Disable(Default) 1 = LFP Card Present;PCIe disable	(6,18) INT_LVDS_EDIDDATA  R166 *2.2K/F_4 +3V	
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present	(6) DDPC_CTRLDATA  R71 *2.2K/F_4 +3V	

Enable iTPM Table


PAGE	Net Name	PU & PD	NOTE
11	MCH_CFG_6	PD 10K to GND	NB Strap pin
13	SPI_MOSI	PU 20K to +3V_S5	SB Strap pin
14	CLGPIO5	PU 10K to +3V_S5	SB Strap pin


Quanta Computer Inc.
PROJECT : BL5M Montevina

Size	Document Number	Rev
	CLK. GEN./ CK505	1A
Date:	Monday, March 10, 2008	Sheet 11 of 37




DDR2 Dual channel A/B PU

DDRII A CHANNEL



M_A_A[13..0] M_A_A[13..0] (7,13)
M_B_A[13..0] M_B_A[13..0] (7,13)

DDRII B CHANNEL






Quanta Computer Inc.
PROJECT : BL5M Montevina



Size	Document Number	Rev
	DDR RES. ARRAY	1A
Date	Monday, March 10, 2008	Sheet 12 of 37

DDR2 Dual channel A/B CONN




Standard Type H: 6.5mm
CLOCK 0,1
CKE 0,1

Standard Type H: 11mm
CLOCK 3,4
CKE 2,3














CGCLK_SMB (2)
CGDAT_SMB (2)




Quanta Computer Inc.
PROJECT : BL5M Montevina


Size	Document Number	Rev
	DDR SO-DIMM(200P)	1A
Date:	Monday, March 10, 2008	Sheet 13 of 37

02/14 REV_3A Swap SATA chennal


PCI/PCI-E/USB/DMI/SPI




South Bridge Strap Pin (2/3)



Pin Name	Strap description	Sampled	Configuration	PUI/PD
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0	
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default	
GNT1# / GPIO51	ES1 Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default	
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default	
SPL_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable	Enable iTPM 
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	
			0	
SPL_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	SPL_CS#1	
			0	
			1	
			1	

PCI
PULL-UP






CRT PORT






Reference	Description
IV@	INT VGA
EV@	EXT VGA
IHM@	INT HDMI
EV IV@	EV&IV diff. value







HALL SENSOR



CAMERA MODULE





LCD PANEL MODULE



HDMI IC




SATA ODD





03/05 REV_3A Reserve R215, R212 fro EMI


TVOUT




LED / WLAN SW



2'nd SATA HDD




SATA HDD






Mini PCI-E Card WLAN



MINI-Card I





Codec (CX20561)















$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

AOL1412 Rds=4.6mOhm
14A OCP --- OC=3.22K




OCP: 12.44A


$$(10u * PR35) / R_{dson} + \Delta I / 2 = I_{ocp}$$

$$R1 = (100 * V_{out} - R2) K$$

if tune Vout PR38 un-mount, PR156 PR165 mount







Power Distribution List

Power	Distribution
VCC_CORE	CPU
+5VPCU	ICH8M, RJ45/USB /B, USB/eSATA, Satellite LED, CIR
+3VPCU	RTC, HALL SENSOR, KB, TP/FP/LED /B, Power /B, Kill SW, EC, ID, SPI Flash, CIR
+1.5V	CPU, GMCH, ICH9M, Mini Card, New Card
+1.8VSUS	GMCH, DDR
+SMDDR_VREF	GMCH, DDR
+SMDDR_VTERM	DDR
+1.05V	CPU, CLK, Thermal Trip, GMCH, ICH8M
+5V_S5	ICH8M, G-SENSOR, Felica, USB/eSATA
+5V	CPU, ICH8M, VGA, Camera, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, TP/FP/LED /B, EC, Speaker, Headphone
+3V	CLK, CPU Thermal Monitor, FAN, GMCH, DDR, ICH8M, VGA, LCD/LED Panel, HALL SENSOR, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, Cardreader (OZ129T), Mini Card, KB, TP/FP/LED /B, RJ45/USB /B, Bluetooth, MMB, New Card, PC BEEP, EC, Codec (CX20561), VR, Headphone, MDC
+3V_S5	ICH8M, Mini Card, RJ45/USB /B, New Card
+3VSUS	ICH8M, FP
+1.8V	HDMI, Cardreader (OZ129T)
+1.25V	CLK, GMCH, ICH8M