


PCB STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : SVCC
LAYER 5 : IN2
LAYER 6 : IN3
LAYER 7 : SGND1
LAYER 8 : BOT

BU2 SYSTEM DIAGRAM



01



PROJECT : BU2
Quanta Computer Inc.

Size Custom

Document Number
BLOCK DIAGRAM


Date: Wednesday, January 30, 2008 | Sheet 1 of 35

Rev 1A

INDEX

PAGE#	DESCRIPTION	NOTE
1	SCHEMATIC BLOCK DIAGRAM	
2	SYSTEM INFORMATION	
3	CLOCK GENERATOR_SLG8SP628	
4	S1G2 HT I/F 1/4	
5	S1G2 DDRII MEMORY I/F 2/4	
6	S1G2 CTRL & DEBUG 3/4	
7	S1G2 PWR & GND 4/4	
8	DDR2 SODIMMS: A/B CHANNEL	
9	RS740/RS780-HT LINK/PCIE I/F 1/4	
10	RS740/RS780-SYSTEM I/F 3/5	
11	RS740/RS780-POWER5/5	
12	SB700-PCIE/PCI/CPU/LPC 1/4	
13	SB700-ACPI/GPIO/USB 2/4	
14	SB700-ACPI/GPIO/USB 2/4	
15	SB700-PWR/DECOUPLING 4/4	
16	SB700-STRAPS & PWRGD	
17	LCD/LED PANEL/LID/CAMERA	
18	HDMI/HDMI-CEC(R5F211A)	
19	CRT & G-SENSOR(LIS3L02A)	
20	SATA HDD/ODD & ESATA/USB	
21	PCMCIA(CB1410) -OPTION	
22	OZ129T(5IN1/1394)	
23	MINI CARD & NAND FLASH CARD	
24	NEW CARD & RJ45 BOARD/BEEP	
25	TP/FP/BT/PB/FELICA/MMB CONN	
26	CONEXANT(CX205601)/SPK/AMP	
27	JACK/VR/FM/MIC/MDC/AMPLIFIER	
28	EC(KBC)-WPCPC8763/WPC8769	
29	KEYBOARD/LED/KILL SW/HOLE	
30	CHARGER (ISL6251A)	
31	SYSTEM 5V/3V (ISL6237)	
32	AMD GRIFFIN (ISL6265)	
33	+NB_CORE (RT8202)	
34	DDR 1.8V(TPS51116)	
35	DISCHARGE (1.25V/1.5V)	

Power Sequence



02

SB700 SM BUS

SB700 SMBUS	SMBUS Function Define
SMBCLK0 SMBDAT0	DDR / DDR THER / CLOCK GEN (+3V)
SMBCLK1 SMBDAT1	Mini Card/New Card (+3VS5)
SMBCLK2 SMBDAT2	HDMI CEC (+3VS5)


KBC(EC) SM BUS

KBC SMBUS	SMBUS Function Define
MBCLK MBDAT	BATTERY (+3VPCU)
2ND_MBCLK 2ND_MBDATA	CPU THER / SENSOR/EC (+3V/PCU)
3ND_MBCLK 3ND_MBDATA	HDMI CEC / TOUCH SEN(+3VS5)




PROJECT : BU2
Quanta Computer Inc.

Size Custom Document Number **SYSTEM INFORMATION** Rev 1A
Date: Thursday, November 08, 2007 Sheet 2 of 35






P/N : AL000880000

Place within 0.5"
of CLKGEN




Place Close to Drivers Side









CPU



PROJECT : BU2
Quanta Computer Inc.

Size	Document Number	Rev
B	S1G2 HT I/F 1/4	1A
Date: Thursday, July 24, 2008		
Sheet 4 of 35		


Processor Memory Interface




PROJECT : BU2
Quanta Computer Inc.

Size Custom Document Number S1G2 DDR1 MEMORY I/F 2/4 Rev 1A
Date: Thursday, July 24, 2008 Sheet 5 of 35

CPU




CPU CLK




CPU THERM


06




Reserve Test Port




HDT Connector



CPU FAN




CPU H/W MONITOR





Serial VID

VFIX MODE		VID Override Circuit
SVC	SVD	Voltage Output(CPU Power)
0	0	1.4V
0	1	1.2V
1	0	1.0V
1	1	0.8V



PROCESSOR POWER AND GROUND



The diagram illustrates the placement of 20 0.1uF/10V_4 capacitors for SMDR_VTERM and +1.8VSUS power planes. The capacitors are arranged in two rows of 10, labeled as TERMINATOR DECOUPLING CAPACITOR. The top row is connected to SMDR_VTERM and the bottom row is connected to +1.8VSUS. The capacitors are labeled C195 through C207 and C145 through C419.


[illegible]

The diagram shows a 1.8V supply rail with a series of decoupling capacitors connected to ground. The capacitors are labeled as follows:

- C128: 10u10V_8
- C200: 0.1u10V_4
- C158: 0.1u10V_4
- C162: 0.1u10V_4
- C169: 0.1u10V_4
- C184: 0.1u10V_4
- C173: 0.1u10V_4

The ground connection is indicated by a ground symbol on the right.

~~Rev:2A 12/13 No-Sutff DDRII H/W Montor Circuit.~~





ADDRESS: 92H Close DDR2 socket

Close to North Bridge

Signal	Pin	Signal Type
HDMI_DATA2P	19	Red
HDMI_DATA2N	18	Red
HDMI_DATA1P	17	Green
HDMI_DATA1N	16	Green
HDMI_DATA0P	15	Blue
HDMI_DATA0N	14	Blue
HDMI_CLKP	13	
HDMI_CLKN	12	

To HDMI CONN



Rev:3A 02/05 Added the EMI Solution.



 NB4	PROJECT : BU2 Quanta Computer	
	Size Custom	Document Number RS740/RS780-HT LINK/PCIE
	Date: Thursday, July 24, 2008	Sheet 9

RS740/RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDDG18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V/1.5V	NC	+1.8V/1.5V	VDDLTP18	+1.8V	NC	+1.8V
VDDG33	+3.3V	NC	+3.3V	VDDLTP18	+1.8V	NC	+1.8V
IOPLLVD18	+1.8V	NC	+1.8V	VDDLTP33	+3.3V	NC	NC




RS780



SB700

FOR INTERNAL CLOCK



Place close to CLK GEN


From Clk Gen Input

To NB A-Link CLK


For North Bridge

For North Bridge


For CPU Host Clk




Rev:3B 04/02 As the same location Name(G1) For Toshiba Service Team Request.



Rev:3A 02/05 No-Stuff R194 For Leakage when system into G3 mode






BOARD_ID	BOARD_ID0	BOARD_ID1	BOARD_ID2	FM_DETECT	BOARD_ID4	LOW_DET
W/ New Crad W/ Crad Bus	H L					
W/ CCFL Panel W/ LED Panel		H L				
W/ G-Sensor W/O G-Sensor			H L			
W/O FM W/FM				H L		
W/ HDMI W/O HDMI					H L	
Main Strom Low Cost						H L

The schematic diagram shows a circuit board with various components and their connections. A red circle highlights the 'BOARD_ID4' label, which is connected to the 'BOARD ID4 (14)' pin of the 'BOARD ID4' component.


Rev:3B 04/18 There is internal 8.2K of I/O Balls So Change Pull-Down Resistors From 10K to 1K.




SB700

PLACE SATA AC COUPLING CAPS CLOSE TO SB700

SATA HDD




E-SATA



Rev:3B 04/18 Change HDD Control From Channel/2 to Channel/0 For Spin Down Issue.


SATA ODD




Rev:3A 02/22 Change Setting the SATA ODD to be IDE Legacy class Mode..

NOTE:

R635 IS 1K 1% FOR 25MHZ XTAL, 4.99K 1% FOR 100MHZ INTERNAL CLOCK



Rev:2A 12/07 Cahnge C259/C260 Load Capacitance For Matching Crystal.





U34B
SB700
Part 2 of 5

SERIAL ATA

SPI ROM
HW MONITOR

SATA PWR



Rev:3C 04/08 Reserve the Board ID For USB Controller.
Rev:3A 02/05 Added the Board ID4 to GPIO3..

Rev:3C 05/09 Remove Test Ports For Space Limiting.

Rev:3C 05/09 Remove Test Ports For Space Limiting.


Rev:2A 12/07 Change +3V Domain For System Leakage When System into S5 Mode.




PROJECT : BU2
Quanta Computer Inc.

Size Custom	Document Number SB700-ACPI/GPIO/USB 2/4	Rev 1A
Date: Thursday, July 24, 2008	Sheet 14 of 35	


A11 Chip Bug use A12 Chip Can Remove





REQUIRED STRAPS


PULL HIGH	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0
	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT



NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK


PULL HIGH	LPC_CLK1	RTC_CLK	ACZ_RST#	GP17	GP16
	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED		ROM TYPE: H, H = Reserved H, L = SPI ROM
PULL LOW	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT		L, H = LPC ROM DEFAULT L, L = FWH ROM

DEBUG STRAPS




REQUIRED STRAPS


	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	




Panel Source




Panel Power




LED Panel Drive IC




TOSHIBA LED Panel Module




HALL Sensor





CAMERA Module




LCD Panel Module



HDMI





Rev:2A 12/07 Change HDMI CONN Footprint.
Rev:3A 02/05 Change HDMI CONN Footprint.







Rev:3A 02/05 Change PIN20/21/22/23 To Ground For ESD. **EMI GROUND**

HDMI-CEC




Clock/Test Pad




PROJECT : BU2
Quanta Computer Inc.

Size Custom Document Number **HDMI/HDMI-CEC(R5F211A)** Rev 1A
Date: Thursday, July 24, 2008 Sheet 18 of 35


Rev:3A 03/03 Change the LC Value For Reduce EMI Noise..





Rev:3A 02/13 Follow A13 silicon Change R2 From 150 To 140ohm For Unbalanced power bus IR drop. .




G-SENSOR



SATA HDD




SATA ODD




USB & ESATA




20






ESATA Re-Driver IC



SEL0_X	SEL1_X	Eq	SEL2_X	Swing	SEL3_X	De-Emphasis
0	0	0dB	0	1.0X	0	0dB
0	1	2.5dB	1	1.2X	1	-3.5dB
1	0	4.5dB				
1	1	6.5dB				



















ENE1410 AJ014100T41

ID Select : AD18
Interrupt Pin : INTF#
Request Indicate : REQ1#
Grant Indicate : GNT1#

(12,16,22) AD[31..0]

(12,22) CBE0#
(12,22) CBE1#
(12,22) CBE2#
(12,22) CBE3#
(12,22) PAR



CARDBUS




PROJECT : BU2
Quanta Computer Inc.

Size Custom Document Number PCMCIA(CB1410) - OPTION
Date: Thursday, July 24, 2008 Sheet 21 of 35


OZ129 CardReader/1394

ID Select : AD17
Interrupt Pin : INTE#
Request Indicate : REQ0#
Grant Indicate : GNT0#




5 IN 1 Card Reader

22



Rev:2A 12/07 Modified the CN36 Footprint For Open Issue.

1394




Rev:2A 12/07 Change New Part Number.




PROJECT : BU2
Quanta Computer Inc.

Size Custom	Document Number OZ129T(5IN1/1394)	Rev 1A
Date: Thursday, July 24, 2008		Sheet 22 of 35


23




13"



PROJECT : BU2
Quanta Computer Inc.




NEW CARD(BTO)




NEW CARD'S POWER SWITCH


Rev:3A 03/03 As check with AE regarding to PERST# do not add any delay into PERST#




PC-BEEP




RJ45/USB BOARD



LED BOARD




Felica




TP BOARD

25




Bluetooth Module

Rev:3D 07/23 Remove R59 and Added control BT Reset by EC GPIO77



Rev:3A 03/03 Reserve C599 Capacitors to Bluetooth Enable For EMI..


FINGER-PRINT



MMB


Low cost

Rev:2A 12/07 Change Low cost pin1 From MX1 to MX5




Rev:2A 12/07 Change CONN Footprint.

Main stream




POWER BOARD



	PROJECT : BU2		
	Quanta Computer Inc.		
Size Custom	Document Number	Rev 1A	
	TP/FP/BT/PB/FELICA/MMB CONN		
Date: Tuesday, August 19, 2008	Sheet 25	of 35	

CODEC(CX20561)

Rev:3A 02/05 Added the EMI Solution.



GAIN	GPIO1	GPIO2
0dB	10K	10K
-6dB	omit	omit
-12dB	10K	omit
-18dB	omit	10K


Reserve INTMIC



Reserve FM




Rev:3A 02/05 Stuff C539/C544 For INT MIC Recording Noise.



INT SPK AMP

26











Rev:2A 12/07 NC D16 For there has "Bo-Bo" Sound while plug-in/out Headphone.




PROJECT : BU2
Quanta Computer Inc.

Size Custom	Document Number CONEXANT(CX205601)/SPK/AMP	Rev 1A
Date: Thursday, July 24, 2008	Sheet 26 of 35	





SM BUS PU




I/O Base Address

I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh


SHBM=0: Enable shared memory with host BIOS

Rev:2A 12/07 Stuff R38 And NC R36 For Boardcom BT issue.




Disabled (*1) if using FW device on LPC.
Enabled (*0) if using SPI flash for both system BIOS and EC firmware


ID



SPI FLASH




INTERNAL KEYBOARD STRIP SET




PROJECT : BU2
Quanta Computer Inc.

Size Custom Document Number EC(KBC)-WPCPC8763/WPC8769 Rev 1A
Date: Friday, August 01, 2008 Sheet 28 of 35


INT KEYBOARD




W-LAN&BT LED



WiMAX LED




KILL SW




Satellite LED

Rev:2A 12/07 Updated the LED1/LED2 Footprint And Part Number.
Rev:3A 02/05 Change R281/R286 and R375 To 150ohm For LED Light Not Enough




HOLE


Rev:2A 12/09 Modified the Footprint.




CPU




NB




MINI CARD



EMI





OFS/VFIXN	Offset & Droop	SVI	VFIX
GND	0	0	X
+3.3V	X	X	0
+5V	X	0	X

SVC	SVD	Output
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8

